• Analog and USB Switches
  • Audio Solutions
  • Clock / Timing Devices
  • Digital Logic Products
  • Display / Video Solutions
  • FIFO Products
  • Memory Interface Products
  • Multi-Port Memories
  • PCI Express® Solutions
  • Physical Layer Products
  • Power Management Solutions
  • Processor Products
  • SRAMs
  • Serial RapidIO® Solutions
  • Signal Integrity Products
  • System Monitors
  • Telecommunication ICs
  • Temperature Sensors
  • Touch Products
  • VME
  • Audio Solutions
  • Digital TV
  • Notebook PC
  • Servers
  • Smart/Multimedia Phone
  • Wireless Infrastructure
  • All IDT Applications
  • SUPPORT



     
    Using the 525-01/02 OSCaR™ User Configurable Clock
    This page will assist you in designing with the 525-01/02 Clock multiplier by finding the right input settings to generate your desired frequency. Fill in the entries below, then click on the Calculate button.
    Input Frequency: MHz
    Desired Output Frequency: MHz
    Allowable Output Frequency Error:
    ppm %
    (This is the synthesis error,a constant frequency offset which is added to the crystal error.
    It is possible for the synthesis error to be zero for most output frequencies.)
    VDD:
    Allowable Duty Cycle Range:
    Operating Temperature:
    The 525-01 and 525-02 are capable of 0 ppm accuracy when used with most combinations of input and output frequencies. However, some output frequencies are not easily derived or there may be a tradeoff between accuracy, power, and jitter.
    If your first result is not what you need, try the following suggestions:
    1. Increase the allowed accuracy. For example, change from 100ppm to 500 ppm.     This will search for a wider number of solutions.
    2. Try a different starting frequency, if possible. We can quickly help you determine the best settings.
    Thank you for your interest in products.

     
    Copyright © 2010 Integrated Device Technology, Inc.  | Legal | Careers | Contact Us | myIDT | Press Room