Utilize significantly less power than existing solutions
|
|
|
Allow simultaneous access of the same memory location
|
True dual-port memory cells
|
Enables depth expansion without additional logic
|
Dual chip enable
|
|
Significant improvement in performance and power
|
High-speed data access
|
|
Flexibility
|
Selectable pipelined or flow-through output mode
|
|
Allows customers to optimize their design for greater performance and lower power
|
Comprehensive range of synchronous functionality on both ports
|
| Enable customers to manage simultaneous access to a single memory address without the need for external devices |
Synchronous functions |
| Minimal setup and hold times allow faster time-to-market |
Registers on control, data and address inputs |
| Optimized for devices having unidirectional or bidirectional data flow bursts |
Input data registers |