Skip to main content
82V3395 - Block Diagram
82V3395 - Pinout

82V3395

Dual Synchronous Ethernet Line Card PLL

The 82V3395 is an integrated, single-chip solution for the Synchronous Equipment Timing applications in SONET / SDH / Synchronous Ethernet equipment, DWDM and Wireless base station. The device supports several types of input clock sources: recovered clock from Synchronous Ethernet, STM-N or OC-n, PDH network synchronization timing and external synchronization reference timing. The device consists of 2 DPLL+APLL paths. The two path lock independently from each other. An input clock is automatically or manually selected for both path. Both paths support three primary operating modes: Free-Run, Locked and Holdover. In Free-Run mode, the DPLL refers to the master clock. In Locked mode, the DPLL locks to the selected input clock. In Holdover mode, the DPLL resorts to the frequency data acquired in Locked mode. Whatever the operating mode is, the DPLL gives a stable performance without being affected by operating conditions or silicon process variations. There are 2 high performance APLLs that can be used for low jitter SONET and Ethernet Clocks The device provides programmable DPLL bandwidths: 18 Hz, 35 Hz, 70 Hz and 560 Hz. A stable input is required for the master clock in different applications. The master clock is used as a reference clock for all the internal circuits in the device. All the read/write registers are accessed through a microprocessor interface. The device supports I2C and serial microprocessor interface modes.

Features

  • Provides node clock for ITU-T G.8261/G.8262 Synchronous Ethernet (SyncE)
  • Exceeds GR-253-CORE (OC-12) and ITU-T G.813 (STM-4) jitter generation requirements
  • Provides node clocks for Cellular and WLL base-station (GSM and 3G networks)
  • Provides clocks for 1 Gigabit and 10 Gigabit Ethernet applications
  • Employs PLL architecture to feature excellent jitter performance and minimize the number of external components
  • Integrates 2 DPLLs
  • one can be used on the transmit path and the other on the receive path
  • Supports programmable DPLL bandwidth: 18 Hz, 35 Hz, 70 Hz and 560 Hz
  • Provides OUT1~OUT4 output clock frequencies up to 644.53125 MHz
  • Includes 25MHz, 125 MHz and 156.25 MHz for CMOS outputs
  • Includes 25.78125MHz, 128.90625 MHz and 161.1328125 MHz for CMOS outputs
  • Includes 25MHz, 125 MHz, 156.25 MHz, 312.5 MHz and 625 MHz for differential outputs
  • Includes 25.78125 MHz, 128.90625 MHz, 161.1328125 MHz, 322.265625 MHz and 644.53125 MHz for differential outputs
  • Provides IN1~IN4 input clock frequencies cover from 2 kHz to 155.52MHz MHz
  • Supports Forced or Automatic operating mode switch controlled by an internal state machine. It supports Free- Run, Locked and Holdover modes
  • Supports manual and automatic selected input clock switch
  • Supports automatic hitless selected input clock switch on clock failure
  • Supports three types of input clock sources: recovered clock from STM-N or OC-n, PDH network synchronization timing and external synchronization reference timing
  • Provides a 2 kHz, 4 kHz, or 8 kHz frame sync input signal, and a 2 kHz or 8 kHz frame sync output signals
  • Provides a 1PPS sync input signal and a 1PPS sync output signal
  • Provides output clocks for BITS, GPS, 3G, GSM, etc.
  • Supports PECL/LVDS and CMOS input/output technologies
  • Supports master clock calibration
  • Supports Telcordia GR-1244-CORE, Telcordia GR-253-CORE, ITU-T G.812, ITU-T G.8262. ITU-T G.813 and ITU-T G.783 Recommendations
  • I2C and Serial microprocessor interface modes
  • IEEE 1149.1 JTAG Boundary Scan
  • Single 3.3 V operation with 5 V tolerant CMOS I/Os
  • 72-pin QFN package, green package options available

Product Specification

Outputs (#)Output TypeOutput Freq Range (MHz)Input Freq (MHz)Inputs (#)Input TypeOutput Banks (#)Core Voltage (V)Output Skew (ps)Phase Jitter Typ RMS (ps)App Jitter Compliance
6LVDS, LVCMOS, LVPECL0.000001 - 644.5312500.000001 - 156.2500004LVDS, LVCMOS, LVPECL63.31500.800GR-253-CORE, ITU-T G.812, ITU-T G.8262. ITU-T G.813, ITU-T G.783, GR-1244-CORE

Product Options

Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
82V3395BNLGActiveNLG72P1VFQFPN72CYesTrayCheck Availability
82V3395BNLG8ActiveNLG72P1VFQFPN72CYesReelCheck Availability

Documents

Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Datasheets & Errata
locked
82V3395 Datasheet Datasheet PDF 875 KB Nov 18, 2014
no-lock
82V3395 Shortform Datasheet Short Form Datasheet PDF 43 KB Mar 5, 2012
Apps Notes & White Papers
no-lock
AN-828 Termination - LVPECL Application Note PDF 229 KB Jul 5, 2016
locked
AN-807 Recommended Crystal Oscillators for NetSynchro WAN PLL Application Note PDF 78 KB Apr 29, 2016
no-lock
AN-845 Termination - LVCMOS Application Note PDF 62 KB May 13, 2014
show all (15)
no-lock
AN-846 Termination - LVDS Application Note PDF 50 KB May 13, 2014
no-lock
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 13, 2014
no-lock
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
no-lock
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
no-lock
AN-839 RMS Phase Jitter Application Note PDF 149 KB May 7, 2014
no-lock
AN-838 Peak-to-Peak Jitter Calculations Application Note PDF 32 KB May 7, 2014
no-lock
AN-836 Differential Input to Accept Single-ended Levels Application Note PDF 37 KB May 6, 2014
no-lock
AN-835 Differential Input with VCMR being VIH Referenced Application Note PDF 77 KB May 6, 2014
no-lock
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
no-lock
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 24, 2014
no-lock
AN-806 Power Supply Noise Rejection Application Note PDF 353 KB Jan 15, 2014
no-lock
AN-805 Recommended Ferrite Beads Application Note PDF 38 KB Jan 15, 2014
PCNs & PDNs
no-lock
PCN# : A1511-01(R1) Add SPEL India as Alternate Assembly Location Product Change Notice PDF 596 KB Jan 28, 2016
no-lock
PCN# : A1511-01 Add SPEL India as Alternate Assembly Location Product Change Notice PDF 544 KB Nov 13, 2015
no-lock
PCN# : A1311-03R1 Alternate Assembly Locations Product Change Notice PDF 43 KB Feb 16, 2014
show all (5)
no-lock
PCN# : A1311-03 Alternate Assembly Locations Product Change Notice PDF 140 KB Dec 3, 2013
no-lock
PCN# : A1308-01 Add ASEK as Alternate Assembly for VFQFPN-72 Product Change Notice PDF 103 KB Aug 18, 2013
Other
no-lock
IDT Clock Generation Overview 日本語 Overview PDF 1.83 MB Apr 28, 2016
no-lock
IDT Clock Distribution Overview 日本語 Overview PDF 3.79 MB Apr 25, 2016
no-lock
Timing Fabric for Communications Equipment Overview Overview PDF 263 KB Dec 10, 2015