Skip to main content
9DBV0241 - Block Diagram


2-output 1.8 V PCIe Gen1/2/3 Zero Delay / Fanout Buffer with Zo=100 ohms

The 9DBV0241 is a member of IDT's 1.8V Very-Low-Power (VLP) PCIe family. The device has 2 output enables for clock management.


  • LP-HCSL outputs with Zo=100Ω; saves 8 resistors compared to standard HCSL output
  • 35mW typical power consumption in PLL mode; minimal power consumption
  • Spread Spectrum (SS) compatible; allows use of SS for EMI reduction
  • OE# pins; support DIF power management
  • HCSL compatible differential input; can be driven by common clock sources
  • SMBus-selectable features; optimize signal integrity to application
    • slew rate for each output
    • differential output amplitude
  • Pin/software selectable PLL bandwidth and PLL Bypass; optimize PLL to application
  • Outputs blocked until PLL is locked; clean system start-up
  • Device contains default configuration; SMBus interface not required for device control
  • 3.3V tolerant SMBus interface; works with legacy controllers
  • Space saving 24-pin 4x4mm VFQFPN; minimal board space

Product Specification

App Jitter ComplianceCore Voltage (V)Input Freq (MHz)Output Freq Range (MHz)Output Voltage (V)Power Consumption Typ (mW)
PCIe Gen3, PCIe Gen2, PCIe Gen11.830.000000 - 175.00000030.000000 - 137.5000000.852

Product Options

Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
9DBV0241AKILFActiveNLG24P1VFQFPN24IYesTubeCheck Availability
9DBV0241AKILFTActiveNLG24P1VFQFPN24IYesReelCheck Availability
9DBV0241AKLFActiveNLG24P1VFQFPN24CYesTubeCheck Availability
9DBV0241AKLFTActiveNLG24P1VFQFPN24CYesReelCheck Availability


Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Datasheets & Errata
9DBV0241 Datasheet Datasheet PDF 306 KB Apr 28, 2016
Apps Notes & White Papers
AN-891 Driving LVPECL, LVDS, CML, and SSTL Logic with IDT's "Universal" Low-Power HCSL Outputs Application Note PDF 354 KB Dec 10, 2015
AN-879 Low-Power HCSL vs Traditional HCSL Application Note PDF 150 KB Apr 8, 2015
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 13, 2014
show all (9)
AN-843 PCI Express Reference Clock Requirements Application Note PDF 1.81 MB May 13, 2014
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 24, 2014
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
AN-805 Recommended Ferrite Beads Application Note PDF 38 KB Jan 15, 2014
PCN# : TB1303-02 Change of Tape & Reel Packing Method for Selective Products Product Change Notice PDF 361 KB Mar 24, 2013
IDT PCI Express Solutions Overview 简体中文, 日本語 Overview PDF 945 KB Aug 4, 2016
IDT Clock Generation Overview 日本語 Overview PDF 1.83 MB Apr 28, 2016
IDT Clock Distribution Overview 日本語 Overview PDF 3.79 MB Apr 25, 2016
show all (6)
Automotive Solutions Overview 简体中文 Overview PDF 2.79 MB Mar 9, 2016
IDT Fanout Buffers Product Overview Product Brief PDF 739 KB Feb 17, 2015
High-Performance, Low-Phase Noise Clocks Buffers product brief Product Brief PDF 378 KB Aug 14, 2012

Software & Tools

Title Type Format File Size Datesort icon
9DBV0241 IBIS Model Model - IBIS ZIP 69 KB Dec 2, 2015

Related Videos

  • 2016-09-23 PCI Express (PCIe) Clock Overview by IDT
  • 2015-10-19 PCIe Clocking Architectures
  • 2015-10-19 PCIe Common Clock Architecture and its...
  • 2015-10-19 PCIe Separate Reference without Spread Clock...
  • 2015-10-19 PCIe Separate Reference Clock With...
  • 2016-06-29 IDT Timing Solutions for NXP QorIQ /...
  • 2016-06-29 Overview of Timing Requirements for NXP...
  • 2016-06-29 Standard HCSL vs. Low-Power HCSL (LP-HCSL)...
  • 2016-06-29 Choosing the PLL Bandwidth for Zero Delay...
  • 2016-09-23 PCI Express (PCIe) Clock Zero-Delay and...
  • 2016-09-23 PCI Express (PCIe) Clock Applications...