Skip to main content
9DBV0641 Block Diagram
9DBV0641 Pinout Diagram

9DBV0641

6-output 1.8 V PCIe Gen1-2-3 Fanout Buffer with Zo=100 ohms

The 9DBV0641 is a member of IDT’s 1.8 V Very-Low-Power (VLP) PCIe family. It has integrated output terminations providing Zo=100 ohms for direct connection to 100 ohm transmission lines. The device has 6 output enables for clock management and 3 selectable SMBus addresses.

Features

  • Direct connection to 100 ohm transmission lines; saves 24 resistors compared to standard PCIe devices
  • 55 mW typical power consumption in PLL mode; minimal power consumption
  • Outputs can optionally be supplied from any voltage between 1.05 and 1.8 V; maximum power savings
  • OE# pins; support DIF power management
  • HCSL compatible differential input; can be driven by common clock sources
  • Spread spectrum tolerant; allows reduction of EMI
  • Programmable slew rate for each output; allows tuning for various line lengths
  • Programmable output amplitude; allows tuning for various application environments
  • Pin/software selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
  • Outputs blocked until PLL is locked; clean system start-up
  • Configuration can be accomplished with strapping pins
  • SMBus interface not required for device control
  • 3.3 V tolerant SMBus interface works with legacy controllers
  • Space-saving 5x5 mm 40-pin VFQFPN; minimal board space
  • 3 selectable SMBus addresses; multiple devices can easily share an SMBus segment

Product Specification

App Jitter ComplianceCore Voltage (V)Input Freq (MHz)Output Freq Range (MHz)Output Voltage (V)Power Consumption Typ (mW)
PCIe Gen3, PCIe Gen2, PCIe Gen11.830.000000 - 175.0000001.000000 - 200.0000000.853

Product Options

Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
9DBV0641AKILFActiveNDG40P2VFQFPN40IYesTrayCheck Availability
9DBV0641AKILFTActiveNDG40P2VFQFPN40IYesReelCheck Availability
9DBV0641AKLFActiveNDG40P2VFQFPN40CYesTrayCheck Availability
9DBV0641AKLFTActiveNDG40P2VFQFPN40CYesReelCheck Availability

Documents

Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Datasheets & Errata
no-lock
9DBV0641 Datasheet Datasheet PDF 161 KB Apr 28, 2016
Apps Notes & White Papers
no-lock
AN-891 Driving LVPECL, LVDS, CML, and SSTL Logic with IDT's "Universal" Low-Power HCSL Outputs Application Note PDF 354 KB Dec 10, 2015
no-lock
AN-879 Low-Power HCSL vs Traditional HCSL Application Note PDF 150 KB Apr 8, 2015
no-lock
AN-843 PCI Express Reference Clock Requirements Application Note PDF 1.81 MB May 13, 2014
show all (9)
no-lock
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 13, 2014
no-lock
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
no-lock
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
no-lock
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 24, 2014
no-lock
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
no-lock
AN-805 Recommended Ferrite Beads Application Note PDF 38 KB Jan 15, 2014
PCNs & PDNs
no-lock
PCN# : TB1311-01 New Carrier Tape on VFQFPN-28, VFQFPN-40, VFQFPN-48 Product Change Notice PDF 790 KB Apr 8, 2014
Other
no-lock
IDT PCI Express Solutions Overview 简体中文, 日本語 Overview PDF 945 KB Aug 4, 2016
no-lock
IDT Clock Generation Overview 日本語 Overview PDF 1.83 MB Apr 28, 2016
no-lock
IDT Clock Distribution Overview 日本語 Overview PDF 3.79 MB Apr 25, 2016
show all (6)
no-lock
Automotive Solutions Overview 简体中文 Overview PDF 2.79 MB Mar 9, 2016
no-lock
IDT Fanout Buffers Product Overview Product Brief PDF 739 KB Feb 17, 2015
no-lock
High-Performance, Low-Phase Noise Clocks Buffers product brief Product Brief PDF 378 KB Aug 14, 2012

Software & Tools

Title Type Format File Size Datesort icon
no-lock
9DBV0641 IBIS Model Model - IBIS ZIP 70 KB Dec 2, 2015

Related Videos

  • 2016-09-23 PCI Express (PCIe) Clock Overview by IDT
  • 2015-10-19 PCIe Clocking Architectures
  • 2015-10-19 PCIe Common Clock Architecture and its...
  • 2015-10-19 PCIe Separate Reference without Spread Clock...
  • 2015-10-19 PCIe Separate Reference Clock With...
  • 2016-06-29 IDT Timing Solutions for NXP QorIQ /...
  • 2016-06-29 Overview of Timing Requirements for NXP...
  • 2016-06-29 Standard HCSL vs. Low-Power HCSL (LP-HCSL)...
  • 2016-06-29 Choosing the PLL Bandwidth for Zero Delay...
  • 2016-09-23 PCI Express (PCIe) Clock Zero-Delay and...
  • 2016-09-23 PCI Express (PCIe) Clock Applications...