Skip to main content
9DMV0441 Block Diagram
9DMV0441 Pinout Diagram

9DMV0441

2:4 1.8 V PCIe Gen1-2-3 Clock Mux, Zo=100 ohms

The 9DMV0441 is a member of IDT’s SOC-Friendly 1.8 V Very-Low-Power (VLP) PCIe Gen1-2-3 family. It has integrated output terminations providing Zo=100 ohms for direct connection to 100 ohm transmission lines. Each of the 4 outputs has its own dedicated OE# pin for optimal system control and power management. The part provides asynchronous and glitch-free switching modes.

Features

  • LP-HCSL outputs w/integrated terminations; saves 16 resistors compared to standard HCSL outputs
  • 1.8 V operation; 36 mW typical power consumption
  • Selectable asynchronous or glitch-free switching; allows the mux to be selected at power up even if both inputs are not running, then transition to glitch-free switching mode
  • Spread spectrum compatible; supports EMI reduction
  • OE# pins; support DIF power management
  • HCSL differential inputs; can be driven by common clock sources
  • 1 MHz to 200 MHz operating frequency
  • Space-saving 4x4 mm 24-pin VFQFPN; minimal board space

Product Specification

App Jitter CompliancePLLDiff. OutputsDiff. Output SignalingOutput Banks (#)Diff. InputsDiff. Input SignalingPower Consumption Typ (mW)Supply Voltage (V)
PCIe Gen2, PCIe Gen3, PCIe Gen1No4LP-HCSL12HCSL371.80

Product Options

Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
9DMV0441AKILFActiveNLG24P1VFQFPN24IYesTubeCheck Availability
9DMV0441AKILFTActiveNLG24P1VFQFPN24IYesReelCheck Availability

Documents

Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Datasheets & Errata
no-lock
9DMV0441 Datasheet Datasheet PDF 248 KB Oct 29, 2015
Apps Notes & White Papers
no-lock
AN-891 Driving LVPECL, LVDS, CML, and SSTL Logic with IDT's "Universal" Low-Power HCSL Outputs Application Note PDF 354 KB Dec 10, 2015
no-lock
AN-879 Low-Power HCSL vs Traditional HCSL Application Note PDF 150 KB Apr 8, 2015
no-lock
AN-843 PCI Express Reference Clock Requirements Application Note PDF 1.81 MB May 13, 2014
show all (9)
no-lock
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 13, 2014
no-lock
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
no-lock
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
no-lock
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
no-lock
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 24, 2014
no-lock
AN-805 Recommended Ferrite Beads Application Note PDF 38 KB Jan 15, 2014
Other
no-lock
IDT PCI Express Solutions Overview 简体中文, 日本語 Overview PDF 945 KB Aug 4, 2016
no-lock
IDT Clock Generation Overview 日本語 Overview PDF 1.83 MB Apr 28, 2016
no-lock
IDT Clock Distribution Overview 日本語 Overview PDF 3.79 MB Apr 25, 2016
show all (6)
no-lock
Automotive Solutions Overview 简体中文 Overview PDF 2.79 MB Mar 9, 2016
no-lock
IDT Fanout Buffers Product Overview Product Brief PDF 739 KB Feb 17, 2015
no-lock
High-Performance, Low-Phase Noise Clocks Buffers product brief Product Brief PDF 378 KB Aug 14, 2012

News & Additional Resources

Related Videos

  • 2016-09-23 PCI Express (PCIe) Clock Overview by IDT
  • 2015-10-19 PCIe Clocking Architectures
  • 2015-10-19 PCIe Common Clock Architecture and its...
  • 2015-10-19 PCIe Separate Reference without Spread Clock...
  • 2015-10-19 PCIe Separate Reference Clock With...
  • 2016-06-29 Standard HCSL vs. Low-Power HCSL (LP-HCSL)...
  • 2016-09-23 PCI Express (PCIe) Clock Multiplexers by IDT
  • 2016-09-23 PCI Express (PCIe) Clock Applications...