Skip to main content
9ZXL0651 Block Diagram
9ZXL0651 Pinout

9ZXL0651

6-Output Low-power Buffer for PCIe Gen1-2-3 and QPI with Zo=85 Ohms

The 9ZXL0651 is a low-power 6-output differential buffer that meets all the performance requirements of the Intel DB1200Z specification. It consumes 50% less power than standard HCSL devices and has internal terminations to allow direct connection to 85 ohm transmission lines. It is suitable for PCI-Express Gen1/2/3 or QPI/UPI applications, and uses a fixed external feedback to maintain low drift for demanding QPI/UPI applications.

Features

  • Low-Power-HCSL outputs w/Zo = 85Ω; save power and board space - no termination resistors required. Ideal for blade servers.
  • Space-saving 40-pin VFQFPN package
  • Fixed feedback path for 0ps input-to-output delay
  • 6 OE# pins; Hardware control of each output
  • PLL or bypass mode; PLL can dejitter incoming clock
  • Selectable PLL bandwidth; minimizes jitter peaking in downstream PLL’s
  • Spread Spectrum Compatible; tracks spreading input clock for low EMI
  • Cycle-to-cycle jitter <50ps
  • Output-to-output skew <65 ps
  • Input-to-output delay variation <50ps
  • PCIe Gen3 phase jitter <1.0ps RMS
  • QPI/UPI 9.6GT/s 12UI phase jitter <0.2ps RMS

Product Specification

Outputs (#)Output TypeOutput Freq Range (MHz)Input Freq (MHz)Inputs (#)Input TypeOutput Banks (#)Core Voltage (V)Output Voltage (V)
6LP-HCSL33.000000 - 150.00000033.000000 - 150.0000001HCSL10.7

Product Options

Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
9ZXL0651AKLFActiveNDG40P2VFQFPN40CYesTrayCheck Availability
9ZXL0651AKLFTActiveNDG40P2VFQFPN40CYesReelCheck Availability

Documents

Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Datasheets & Errata
no-lock
9ZXL0651 Datasheet Datasheet PDF 218 KB Oct 27, 2015
Apps Notes & White Papers
no-lock
AN-828 Termination - LVPECL Application Note PDF 229 KB Jul 5, 2016
no-lock
AN-891 Driving LVPECL, LVDS, CML, and SSTL Logic with IDT's "Universal" Low-Power HCSL Outputs Application Note PDF 354 KB Dec 10, 2015
no-lock
AN-879 Low-Power HCSL vs Traditional HCSL Application Note PDF 150 KB Apr 8, 2015
show all (12)
no-lock
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 13, 2014
no-lock
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
no-lock
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
no-lock
AN-836 Differential Input to Accept Single-ended Levels Application Note PDF 37 KB May 6, 2014
no-lock
AN-835 Differential Input with VCMR being VIH Referenced Application Note PDF 77 KB May 6, 2014
no-lock
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
no-lock
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 24, 2014
no-lock
AN-805 Recommended Ferrite Beads Application Note PDF 38 KB Jan 15, 2014
no-lock
AN-808 PCI Express/HCSL Termination Application Note PDF 54 KB Jan 15, 2014
PCNs & PDNs
no-lock
PCN# : A1403-03 Gold wire to Copper wire Product Change Notice PDF 42 KB Oct 15, 2014
no-lock
PCN# : TB1311-01 New Carrier Tape on VFQFPN-28, VFQFPN-40, VFQFPN-48 Product Change Notice PDF 790 KB Apr 8, 2014
Other
no-lock
IDT PCI Express Solutions Overview 简体中文, 日本語 Overview PDF 945 KB Aug 4, 2016
no-lock
IDT Clock Generation Overview 日本語 Overview PDF 1.83 MB Apr 28, 2016
no-lock
IDT Clock Distribution Overview 日本語 Overview PDF 3.79 MB Apr 25, 2016

Software & Tools

Title Type Format File Size Datesort icon
no-lock
9ZXL0651 IBIS Model Model - IBIS ZIP 34 KB Dec 16, 2014

Related Videos

  • 2016-09-23 PCI Express (PCIe) Clock Overview by IDT