Skip to main content
5U49319 Block Diagram
5U49319 Pinout Diagram

5U49319

Very Low Power Clock for Freescale MCU’S

The IDT5U49319 is a very low power clock for Freescale P10xx and P20xx MCU’s. It uses a 1.5V core and Low-Power HCSL (LP-HCSL) differential outputs for minimal power consumption. The SATA and SRC outputs are PCIe Gen1/2 compatible.

Features

  • Various outputs are configurable to run in power down; supports Wake_On_LAN
  • FPGA clock frequency is selectable via SMBus; allows low-power system standby
  • Strapping pin sources SRC outputs from either spreading or non-spreading PLL; maximum system flexibility
  • FLEX clock is pin selectable to be FPGA clock or USB PHY clock; maximum system flexibility
  • TEST pin tri-states all outputs; speeds up board test
  • External 25MHz crystal such as the IDT 603-25-150 (25 MHz); supports tight ppm
  • OE# pins; support SRC power management
  • Low power differential clock outputs; reduced power and board space
  • Differential outputs internally terminated to 100ohm differential impedance; reduced board space
  • Space-saving 7x7mm 48-pin VFQFPN with 0.5mm pad pitch; reduced board space without the need for fine pitch assembly techniques

Product Options

Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
5U49319NLGActiveNLG48P1VFQFPN48CYesTrayCheck Availability
5U49319NLG8ActiveNLG48P1VFQFPN48CYesReelCheck Availability

Documents

Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Datasheets & Errata
no-lock
5U49319 Datasheet Datasheet PDF 311 KB Apr 21, 2015
Apps Notes & White Papers
no-lock
AN-891 Driving LVPECL, LVDS, CML, and SSTL Logic with IDT's "Universal" Low-Power HCSL Outputs Application Note PDF 354 KB Dec 10, 2015
no-lock
AN-831 The Crystal Load curve Application Note PDF 308 KB Sep 22, 2014
no-lock
AN-845 Termination - LVCMOS Application Note PDF 62 KB May 13, 2014
show all (16)
no-lock
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
no-lock
AN-803 Crystal Timing Budget and Accuracy for IDT Timing Clock Products Application Note PDF 44 KB May 8, 2014
no-lock
AN-838 Peak-to-Peak Jitter Calculations Application Note PDF 32 KB May 7, 2014
no-lock
AN-839 RMS Phase Jitter Application Note PDF 149 KB May 7, 2014
no-lock
AN-832 Timing Budget and Accuracy Application Note PDF 48 KB May 6, 2014
no-lock
AN-830 Quartz Crystal Drive Level Application Note PDF 59 KB May 5, 2014
no-lock
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 24, 2014
no-lock
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
no-lock
AN-802 Crystal-Measuring Oscillator Negative Resistance Application Note PDF 52 KB Mar 12, 2014
no-lock
AN-801 Crystal-High Drive Level Application Note PDF 109 KB Jan 15, 2014
no-lock
AN-808 PCI Express/HCSL Termination Application Note PDF 54 KB Jan 15, 2014
no-lock
AN-806 Power Supply Noise Rejection Application Note PDF 353 KB Jan 15, 2014
no-lock
AN-805 Recommended Ferrite Beads Application Note PDF 38 KB Jan 15, 2014
Other
no-lock
IDT Clock Generation Overview 日本語 Overview PDF 1.83 MB Apr 28, 2016
no-lock
IDT Clock Distribution Overview 日本語 Overview PDF 3.79 MB Apr 25, 2016