Skip to main content
5V2305S Block Diagram
5V2305S Pinout-DFN
5V2305S Pinout-TSSOP

5V2305S

High-Performance 1:5 Clock Buffer

The 5V2305S is a low skew, single input to five output, clock buffer. The 5V2305S has best in class additive phase jitter of sub 50 fsec.

The 5V2305S also supports a synchronous glitch-free Output Enable function to eliminate any potential intermediate incorrect output clock cycles when enabling or disabling outputs. Available in 16-pin TSSOP and 10-pin DFN packages and can operate from a 1.8 V to 3.3 V supply.

Features

  • Extremely low RMS Additive Phase Jitter: 50 fs
  • Low output skew: 50 ps
  • Packaged in 16-pin TSSOP and small 2mm x 2mm 10-pin DFN
  • Low power CMOS technology
  • Operating voltages of 1.8 V to 3.3 V
  • Extended temperature range (-40°C to +105°C)

Product Specification

Outputs (#)Output TypeOutput Freq Range (MHz)Inputs (#)Input TypeOutput Voltage (V)Output Skew (ps)
5LVCMOS0.000000 - 200.0000001LVCMOS1.8, 2.5, 3.350

Product Options

Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
5V2305SPGGKPreviewPGG16TSSOP16KYesTubeCheck Availability
5V2305SPGGK8PreviewPGG16TSSOP16KYesReelCheck Availability
5V2305SNTGKPreviewNTG10VFQFPN10KYesCUTRCheck Availability
5V2305SNTGK8PreviewNTG10VFQFPN10KYesReelCheck Availability

Documents

Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Datasheets & Errata
no-lock
5V2305S Datasheet Datasheet PDF 122 KB Aug 1, 2016
Apps Notes & White Papers
no-lock
AN-828 Termination - LVPECL Application Note PDF 229 KB Jul 5, 2016
no-lock
AN-845 Termination - LVCMOS Application Note PDF 62 KB May 13, 2014
no-lock
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 13, 2014
show all (10)
no-lock
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
no-lock
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
no-lock
AN-834 Hot-Swap Recommendations Application Note PDF 67 KB May 6, 2014
no-lock
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 24, 2014
no-lock
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
no-lock
AN-805 Recommended Ferrite Beads Application Note PDF 38 KB Jan 15, 2014
no-lock
IDT Clock Buffers Offers Ultra Low Additive Phase Jitter Application Note PDF 1 KB Oct 20, 2008
Other
no-lock
IDT Clock Generation Overview 日本語 Overview PDF 1.83 MB Apr 28, 2016
no-lock
IDT Clock Distribution Overview 日本語 Overview PDF 3.79 MB Apr 25, 2016
no-lock
IDT Fanout Buffers Product Overview Product Brief PDF 739 KB Feb 17, 2015
show all (4)
no-lock
High-Performance, Low-Phase Noise Clocks Buffers product brief Product Brief PDF 378 KB Aug 14, 2012

Software & Tools

Title Type Format File Size Datesort icon
locked
5V2305 Hspice Model Model - HSPICE ZIP 33 KB Mar 3, 2004
no-lock
5V2305 IBIS Model Model - IBIS ZIP 31 KB Mar 3, 2004