Skip to main content
85222 - Block Diagram
85222 - Pinout


Dual LVCMOS/LVTTL-to-Differential HSTL Translator

Alternative Products
NOTICE - The following device(s) are recommended alternatives:

The 85222 is a Dual LVCMOS / LVTTL-to- Differential LVHSTL Translator. The 85222 has two single ended clock inputs. The single ended clock input accepts LVCMOS or LVTTL input levels and translates them to LVHSTL levels. The small outline 8-pin SOIC package makes this device ideal for applications where space, high performance and low power are important. For optimum performance, both output pairs need to be terminated, even if one output pair is unused.


  • 2 differential LVHSTL outputs
  • Selectable CLK0, CLK1 LVCMOS clock inputs
  • CLK0 and CLK1 can accept the following input levels: LVCMOS or LVTTL
  • Maximum output frequency: 350MHz
  • Part-to-part skew: 350ps (maximum)
  • Propagation delay: 1.3ns (maximum)
  • VOH: 1.2V (maximum)
  • 3.3V and 2.5V operating supply
  • 0°C to 70°C ambient operating temperature
  • Industrial temperature information available upon request
  • Lead-Free package fully RoHS compliant

Product Specification

Outputs (#)Output TypeOutput Freq Range (MHz)Input Freq (MHz)Inputs (#)Input TypeOutput Banks (#)Core Voltage (V)Output Voltage (V)Divider ValueOutput Skew (ps)Additive Phase Jitter Typ RMS (ps)
2HSTL0.000000 - 350.0000000.000000 - 350.0000002LVCMOS22.5, 3.32.5, 3.3

Product Options

Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
85222AMLFObsoleteDCG8SOIC8CYesTubeCheck Availability
85222AMLFTObsoleteDCG8SOIC8CYesReelCheck Availability


Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Apps Notes & White Papers
AN-828 Termination - LVPECL Application Note PDF 229 KB Jul 5, 2016
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 13, 2014
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
show all (8)
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
AN-834 Hot-Swap Recommendations Application Note PDF 67 KB May 6, 2014
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 24, 2014
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
AN-805 Recommended Ferrite Beads Application Note PDF 38 KB Jan 15, 2014
PDN# : CQ-15-03 Quarter PDN for Declined Market Product Discontinuation Notice PDF 542 KB May 5, 2015
PCN# : A1309-01 Changed of Traceability Mark Format Product Change Notice PDF 439 KB Oct 11, 2013
PCN# : TB1303-02 Change of Tape & Reel Packing Method for Selective Products Product Change Notice PDF 361 KB Mar 24, 2013
IDT Clock Generation Overview 日本語 Overview PDF 1.83 MB Apr 28, 2016
IDT Clock Distribution Overview 日本語 Overview PDF 3.79 MB Apr 25, 2016

Software & Tools

Title Type Format File Size Datesort icon
85222 IBIS Model Model - IBIS ZIP 6 KB Nov 11, 2009