Skip to main content

8P73S674i

Differential-to-1.8V LVPECL Clock Divider and Fanout Buffer

The 8P73S674 is a 1.8V LVPECL Clock Divider and Fanout Buffer. The device has been designed for clock signal division and fanout in wireless base station (radio and base band), high-end computing and telecommunication equipment. The device is optimized to deliver excellent phase noise performance. The 8P73S674 uses SiGe technology for an optimum of high clock frequency and low phase noise performance, combined with high power supply noise rejection. The device offers the frequency division by ÷1, ÷2, ÷4 and ÷8. Four low-skew 1.8V LVPECL outputs are available for and support clock output frequencies up to 1GHz (÷1 frequency division). 1.8V LVPECL outputs are terminated 50Ω to GND. Outputs can be disabled to save power consumption if not used. The device is packaged in a lead-free (RoHS 6) 20-lead VFQFN package. The extended temperature range supports wireless infrastructure, telecommunication and networking end equipment requirements. The device is a member of the high-performance clock family from IDT.

Features

  • Clock signal division and distribution
  • SiGe technology for high-frequency and fast signal rise/fall times
  • Four low-skew LVPECL clock outputs
  • Supports frequency division of ÷1, ÷2, ÷4 and ÷8
  • Maximum Output frequency: 1GHz
  • Output skew: 100ps (maximum)
  • LVPECL output rise/fall time (20% - 80%): 220ps (maximum)
  • 1.8V core and output supply mode
  • Supports 1.8V I/O LVCMOS logic levels for all control pins
  • -40°C to +85°C ambient operating temperature
  • Lead-free (RoHS 6) 20-lead VFQFN packaging

Product Specification

Outputs (#)Output TypeOutput Freq Range (MHz)Input Freq (MHz)Inputs (#)Input TypeOutput Banks (#)Core Voltage (V)Output Voltage (V)Divider ValueOutput Skew (ps)Additive Phase Jitter Typ RMS (ps)
4LVPECL0.000000 - 500.000000, 0.000000 - 250.000000, 0.000000 - 125.000000, 0.000000 - 1000.0000000.000000 - 1000.0000001LVPECL, LVDS11.81.81, 2, 4, 81000.06

Product Options

Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
8P73S674NLGIActiveNLG20P1VFQFPN20IYesTubeCheck Availability
8P73S674NLGI8ActiveNLG20P1VFQFPN20IYesReelCheck Availability

Documents

Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Datasheets & Errata
no-lock
8P73S674 Datasheet Datasheet PDF 275 KB Feb 23, 2015
Apps Notes & White Papers
no-lock
AN-828 Termination - LVPECL Application Note PDF 229 KB Jul 5, 2016
no-lock
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 13, 2014
no-lock
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
show all (8)
no-lock
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
no-lock
AN-834 Hot-Swap Recommendations Application Note PDF 67 KB May 6, 2014
no-lock
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 24, 2014
no-lock
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
no-lock
AN-805 Recommended Ferrite Beads Application Note PDF 38 KB Jan 15, 2014
Other
no-lock
IDT Clock Generation Overview 日本語 Overview PDF 1.83 MB Apr 28, 2016
no-lock
IDT Clock Distribution Overview 日本語 Overview PDF 3.79 MB Apr 25, 2016