Skip to main content

8T49NS010

Clock Synthesizer and Fanout Buffer / Divider

The 8T49NS010 is a Clock Synthesizer and Fanout Buffer / Divider. When used with an external crystal, the 8T49NS010 generates high performance timing geared towards the communications and datacom markets, especially for applications demanding extremely low phase noise jitter, such as 10, 40 and 100GE.

The 8T49NS010 provides versatile frequency configurations and output formats and is optimized to deliver excellent phase noise performance. The device delivers an optimum combination of high clock frequency and low phase noise performance, combined with high power supply noise rejection.

Features

  • Ten differential outputs
  • Input operates in full differntial mode (LVPECL or LVDS) or single-ended LVCMOS mode
  • Supports output power down for power sensitive applications
  • Output frequency of 156.25 MHz, 312.5 MHz, 625 MHz or 1250 MHz
  • Sub-100 fs RMS phase noise @156.25 MHz (typical, 12 kHz - 20 MHz)
  • LVCMOS / LVTTL compatible I2C interface
  • Full 3.3 V supply voltage
  • -40 deg C to +85 deg C ambient operating temperature

Product Specification

Phase Jitter Typ RMS (ps)Inputs (#)Input TypeInput Freq (MHz)Outputs (#)Output TypeOutput Voltage (V)Output Freq Range (MHz)
0.0842LVPECL, LVDS, LVCMOS, Crystal25.000000 - 100.00000010LVDS, LVPECL3.3156.250000 - 1250.000000

Product Options

Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
8T49NS010-156NLGIActiveNLG56P5VFQFPN56IYesTrayCheck Availability
8T49NS010-156NLGI8ActiveNLG56P5VFQFPN56IYesReelCheck Availability

Documents

Technical Documentation

Title Type Format File Size Datesort icon
Datasheets & Errata
no-lock
8T49NS010 Data Sheet Datasheet PDF 711 KB Oct 20, 2015
User Guides & Manuals
no-lock
FemtoNG Universal Frequency Translator Ordering Product Information Guide Manual - User Reference PDF 216 KB Sep 9, 2016
no-lock
Timing Solutions for Cavium Processor Designs Guide PDF 810 KB Mar 9, 2016
Apps Notes & White Papers
no-lock
AN-828 Termination - LVPECL Application Note PDF 229 KB Jul 5, 2016
no-lock
AN-831 The Crystal Load curve Application Note PDF 308 KB Sep 22, 2014
no-lock
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 13, 2014
show all (22)
no-lock
AN-846 Termination - LVDS Application Note PDF 50 KB May 13, 2014
no-lock
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
no-lock
AN-840 Jitter Specifications for Timing Signals Application Note PDF 349 KB May 8, 2014
no-lock
AN-803 Crystal Timing Budget and Accuracy for IDT Timing Clock Products Application Note PDF 44 KB May 8, 2014
no-lock
AN-839 RMS Phase Jitter Application Note PDF 149 KB May 7, 2014
no-lock
AN-838 Peak-to-Peak Jitter Calculations Application Note PDF 32 KB May 7, 2014
no-lock
AN-836 Differential Input to Accept Single-ended Levels Application Note PDF 37 KB May 6, 2014
no-lock
AN-837 Overdriving the Crystal Interface Application Note PDF 50 KB May 6, 2014
no-lock
AN-835 Differential Input with VCMR being VIH Referenced Application Note PDF 77 KB May 6, 2014
no-lock
AN-834 Hot-Swap Recommendations Application Note PDF 67 KB May 6, 2014
no-lock
AN-833 Differential Input Self Oscillation Prevention Application Note PDF 94 KB May 6, 2014
no-lock
AN-832 Timing Budget and Accuracy Application Note PDF 48 KB May 6, 2014
no-lock
AN-830 Quartz Crystal Drive Level Application Note PDF 59 KB May 5, 2014
no-lock
AN-827 Application Relevance of Clock Jitter Application Note PDF 1.06 MB Apr 24, 2014
no-lock
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
no-lock
AN-802 Crystal-Measuring Oscillator Negative Resistance Application Note PDF 52 KB Mar 12, 2014
no-lock
AN-805 Recommended Ferrite Beads Application Note PDF 38 KB Jan 15, 2014
no-lock
AN-801 Crystal-High Drive Level Application Note PDF 109 KB Jan 15, 2014
no-lock
AN-806 Power Supply Noise Rejection Application Note PDF 353 KB Jan 15, 2014
Other
no-lock
Flexible Solutions for Fast Edge Rate and Low Phase Noise Requirements Overview PDF 154 KB Jul 1, 2016
no-lock
IDT Clocks for Xilinx Ultrascale FPGAs Technical Brief PDF 256 KB Apr 25, 2016
no-lock
IDT Clocks for Altera's Stratix V and Arria V/X FPGAs Technical Brief PDF 238 KB Feb 8, 2016