Skip to main content

5P49V5908

VersaClock® 5 Low Power Programmable Clock Generator

The 5P49V5908 is a programmable clock generator intended for high performance consumer, networking, industrial, computing, and data communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using I2C interface. This is IDTs fifth generation of programmable clock technology (VersaClock® 5). The frequencies are generated from a single reference clock or crystal.
 
Two select pins allow up to 4 different configurations to be programmed and accessible using processor GPIOs or bootstrapping. The different selections may be used for different operating modes (full function, partial function, partial power-down), regional standards (US, Japan, Europe) or system production margin testing. The device may be configured to use one of two I2C addresses to allow multiple devices to be used in a system. The device is packaged in a 48-pin 6mm x 6mm VFQFPN (NDG48), with an industrial operating temperature of -40 to +85°C.

Features

  • Generates up to four independent output frequencies with a total of 11 differential outputs and one reference LVCMOS output
  • Supports multiple differential output I/O standards:
    • Three universal outputs pairs with each configurable as one differential output pair (LVDS, LVPECL or regular HCSL) or two LVCMOS outputs. Frequency of each output pair can be individually programmed
    • Eight copies of Low Power HCSL (LP-HCSL) outputs
  • Meets PCIe® Gen1/2/3, USB 3.0, 1/10 GbE clock requirements
  • <0.7 ps RMS typical phase jitter on outputs
  • Four fractional output dividers (FODs)
  • Independent Spread Spectrum capability from each fractional output divider (FOD)
  • Stores 4 different configurations in OTP non-volatile memory
  • Input frequency ranges up to 200 MHz
  • Output frequency ranges up to 350 MHz
  • Progammable loop bandwidth and crystal load capcaitance
  • 1.8 / 2.5 / 3.3V core and output voltages
  • Supported by IDT Timing Commander™ software tool

Product Specification

Inputs (#)Input Freq (MHz)Input TypeOutputs (#)Output TypeOutput Freq Range (MHz)Output Banks (#)Core Voltage (V)Output Voltage (V)Output Skew (ps)Additive Phase Jitter Typ P-P (fs)
11.000000 - 200.000000LVCMOS, Crystal12LP-HCSL, LVDS, HCSL, LVPECL, LVCMOS1.000000 - 350.00000051.81.8, 2.5, 3.3750.750

Product Options

This device is customizable. Choose from the options below, or use the Custom Part Configuration Utility now.
Orderable Part IDPart StatusPkg. CodePkg. TypeLead Count (#)Temp. GradePb (Lead) FreeCarrier TypeSample & Buy
5P49V5908A000NDGINot Recommended
NDG48P2VFQFPN48IYesTrayCheck Availability
5P49V5908A000NDGI8Not Recommended
NDG48P2VFQFPN48IYesReelCheck Availability
5P49V5908B000NDGIActiveNDG48P2VFQFPN48IYesTrayCheck Availability
5P49V5908B000NDGI8ActiveNDG48P2VFQFPN48IYesReelCheck Availability

Documents

Technical Documentation

Title Other Languages Type Format File Size Datesort icon
Datasheets & Errata
no-lock
5P49V5908 Datasheet Datasheet PDF 509 KB Sep 19, 2016
User Guides & Manuals
no-lock
VersaClock 5 Family Register Descriptions and Programming Guide Manual - User Reference PDF 514 KB Dec 3, 2015
no-lock
VersaClock 5 Timing Commander Users Guide Manual - Software PDF 1.94 MB Oct 6, 2015
no-lock
Timing Commander Installation Guide Guide PDF 497 KB Oct 7, 2013
Apps Notes & White Papers
no-lock
AN-909 PCB Layout Considerations for Designing IDT VersaClock 3S, 5 and 6 Clock Products Application Note PDF 743 KB Jul 1, 2016
no-lock
AN-918 Programmable Clocks vs Crystal Oscillators Application Note PDF 221 KB Mar 10, 2016
no-lock
AN-912 VersaClock 5 and VersaClock 6 In-System Programming Application Note PDF 61 KB Dec 3, 2015
show all (12)
no-lock
AN-879 Low-Power HCSL vs Traditional HCSL Application Note PDF 150 KB Apr 8, 2015
no-lock
AN-862 5P49V5901 Register Programming Guide Application Note PDF 91 KB Jun 26, 2014
no-lock
AN-844 Termination - AC Coupling Clock Receivers Application Note PDF 82 KB May 13, 2014
no-lock
AN-845 Termination - LVCMOS Application Note PDF 62 KB May 13, 2014
no-lock
AN-846 Termination - LVDS Application Note PDF 50 KB May 13, 2014
no-lock
AN-842 Thermal Considerations in Package Design and Selection Application Note PDF 403 KB May 12, 2014
no-lock
AN-815 Understanding Jitter Units Application Note PDF 476 KB Apr 24, 2014
no-lock
AN-808 PCI Express/HCSL Termination Application Note PDF 54 KB Jan 15, 2014
no-lock
AN-806 Power Supply Noise Rejection Application Note PDF 353 KB Jan 15, 2014
PCNs & PDNs
no-lock
PCN# : W1602-01 300mm wafer size from 200mm wafer size at Global Foundries Product Change Notice PDF 344 KB Feb 20, 2016
no-lock
PCN# : MM1510-01 Programming Configuration Change on Versa Clock Product Change Notice PDF 243 KB Oct 29, 2015
Other
no-lock
VersaClock Family of Programmable Clocks Overview 日本語 Overview PDF 598 KB Jan 18, 2016
no-lock
5P49V5907 and 5P49V5908 VersaClock® 5 with Additional PCIe Outputs 简体中文 Product Brief PDF 1.01 MB Jun 29, 2015

Software & Tools

Title Type Format File Size Datesort icon
no-lock
5P49V5908 IBIS Model Model - IBIS ZIP 408 KB Jun 23, 2015
no-lock
Timing Commander Installer v1.7.3.3 Software ZIP 17.87 MB May 12, 2016
no-lock
VersaClock 5 Timing Commander Personality File Software TCP 2.94 MB Oct 5, 2015

Related Videos

  • 2015-06-30 Programmable Clock Generator with PCIe...
  • 2015-02-13 IDT VersaClock 5 Low Jitter Lab Demonstration
  • 2014-12-10 VersaClock 5 Programmable Clock Generators...
  • 2014-03-11 VersaClock® 5 Low Power Programmable Clock...
  • 2014-12-19 How to Program VersaClock - 5 Programmable...
  • 2014-06-06 VersaClock® 5 Evaluation Board Start-up Demo
  • 2014-10-02 IDT Timing Commander™ Software Overview
  • 2013-10-17 Introduction to Timing Commander™ Software...
  • 2014-04-30 IDT Timing Commander
  • 2016-06-29 Standard HCSL vs. Low-Power HCSL (LP-HCSL)...