Skip to main content

IDT Timing Solutions White Papers

IDT White Papers on Timing Solutions Topics 

One of the most pervasive issues faced in any electronic design is the implementation of an effective, accurate and reliable clock timing circuit. In the following selection of white papers on timing topics, IDT hopes you find the knowledge that will help you solve your clock timing challenges. 
The Role of Jitter in Timing Signals 
Timing signal jitter can have a profound impact on a wide variety of applications from analog radio frequency (RF) or audio to digital communications. While information in a communications system, for example, is extracted from serial data streams by sampling the data signal at specific points, the presence of small quantities of jitter can alter the edge positions enough to lead to data errors and high bit-error rates. Complicating the measurement of jitter is the way it is specified…. 
This white paper provides a basic tutorial on timing signal jitter for designers building electronics systems. It defines this phenomenon and describes how it is measured in different applications. As part of that process, it explains the many ways timing jitter is specified and the differences between terms such as period jitter, cycle-to-cycle jitter, and absolute period jitter. It then uses some common applications, such as the use of first-in/first-out (FIFO) memory devices in data acquisition subsystems, to describe the impact of jitter and basic error detection and recovery strategies. 
Using Clock Generation Chips to Replace Crystals and Oscillators
Probably when you received your first wristwatch, you noticed that “QUARTZ” was written on the face and wondered what it meant. Quartz is a common mineral (silicon dioxide) which is piezoelectric, meaning that if a crystal is mechanically stressed, a voltage will develop across it. Conversely, a voltage impressed across the crystal will mechanically deform it; it will expand or contract. This conversion of mechanical to electrical energy and vice-verse provides a convenient means to guild a high quality oscillator…. 
Quartz based timing is used to synchronize systems because it offers cost efficiency and stability over time and temperature, however there are many advantages to reducing the number of quartz elements in a system by using PLL technology to synthesize and distribute clocks….

This white paper is intended as an introduction to issues related to silicon-based timing…. 
Timing Requirements for Complex System Designs 
Designing clock timing circuits for today’s high-speed systems is no simple task. Rising clock frequencies, shrinking timing margins and tighter board layouts conspire to introduce new sources of skew, noise, crosstalk and other signal integrity issues. In many of today’s complex systems, designers must distribute multiple clocks around the board for a seemingly ever-expanding array of subsystems. At the same time, as clock networks grow in size and extend the length of transmission lines, designers must support differential signaling to minimize the effects of crosstalk and other forms of interference…. 
This white paper will review the challenges designers face today as they develop clock-timing circuits and examine how these different components can impact their design.