Power consumption on the dual-port higher I/O count devices

This application note refers to the current generation synchronous 32K x 36 dual-port family (IDT70V3579, IDT70V3569, IDT70V3379, and the IDT70V3389). These formulas can be adapted for other dual-ports. The data sheet for these devices specifies the dynamic operating current (IDD) for these devices as 375mA typical, 460mA maximum. These values are significantly larger than the associated values on IDT’s smaller I/O count 3.3V synchronous dual-ports, and so warrant further explanation. It is important to keep in mind the two different currents we are discussing. There is the current the chip actually uses vs. the current consumed by the I/O bus. The 375mA is a combination of the AC and DC components of the circuit.

This application note discusses the power dissipation on the I/O bus of the 70V3579 (32K x 36).

Background

The most significant factors driving the increase in current are the increase in operating speed (from 66MHz to 133MHz), the expansion in width (from 16-bits to 18-bits and 36-bits), and their additional internal data bus. In order to drive a higher number of I/Os at increased frequency on the same supply voltage, one must increase the operating current. When designing this family of devices, IDT made operating speed and quality of signal the primary goals, allowing some increase in the operating current in order to guarantee solid performance at 133MHz.

Temperature

For completeness, the effect of operating temperature on current should be discussed. The I/O current stays constant regardless of the operating temperature. The core current (Idd) varies by the operating temperature. Figure 1 shows the values for the 70V3579 core current versus temperature.

Power dissipation: Core vs. I/O

The maximum value indicated for Idd in the data sheet is the worst case value with outputs disabled. It assumes both ports on the chip are enabled, outputs disabled, and frequency is at its maximum level. Worst case power dissipation for the core occurs when both ports are writing continuously at maximum frequency to the memory array. Worst case power dissipation for the I/O bus occurs when both ports are reading continuously at maximum frequency from the array. Since the typical usage for the dual-ported SRAM is normally 50% reads and 50% writes, it is unlikely that either worst-case condition will occur for a significant amount of time.

Statistical I/O Power

Whether a port is reading or writing, the worst case I/O power dissipation occurs when 100% of the I/Os are toggling their logic state at maximum possible frequency. This is unlikely to happen in a typical application.

An I/O can only do one of two things. It can stay in the same logic state, or it can change logic states. By extension, in normal operations, one may assume that the statistical average for all I/O pins changing their logic state at maximum frequency is much closer to 50% than 100%.

Frequency explanation for different cases

Since the worst case power dissipation for the I/O bus occurs during read operations, we will examine these in more detail. 

tCyc is the clock cycle in ns. Frequency = 1/tCyc. If, tCyc = 7.5ns then, frequency (fCyc) = 1/7.5ns = 133MHz. 2tCyc = 2 x 7.5 = 15ns therefore the frequency (fCyc) = 2/15ns = 133/2 = 66.5MHz.

As Figure 2 indicates, for power dissipation on the I/O bus the theoretical maximum I/O frequency is 2tCyc = 1/15ns = 133/2 MHz = 66.5MHz. The clock frequency (fCyc) is 133MHz. The I/O frequency is the time to go from an I/O “1” to an I/O “0”, back to a “1”, or vice versa. Therefore the maximum I/O cycle frequency is 2tCyc/2 = 66.5MHz. This occurs when both ports are reading and all bits are changing.

Clock frequency vs. I/O frequency
The next case to consider is both ports reading with half the bits changing. The statistical I/O cycle frequency is \( \frac{133}{8} \text{ MHz} = 16.625 \text{ MHz} \). As indicated above the maximum I/O cycle frequency is \( \frac{133}{8} \text{ MHz} \). Since typically only half the bits change the I/O cycle frequency becomes 50% of \( \frac{133}{8} \text{ MHz} \).

A more typical case will be the same number of reads and writes with the probability that only half of the bits will be changing at one time, therefore the effective I/O frequency becomes \( \frac{133}{8} \text{ MHz} \).

This is summarized in Table 1.

### Power dissipation formula

To calculate the power dissipation here is one common formula:

\[
\text{Power Dissipation} = NC(\Delta V)^2 \text{fequiv}
\]

\[
\text{current} = NC \Delta V \text{fequiv}
\]

### Table 1. I/O Power Dissipation

<table>
<thead>
<tr>
<th>Name</th>
<th>PD max (W)</th>
<th>50% of Bits Changing</th>
<th>PD max (W)</th>
<th>50% of Bits Changing</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td>72</td>
<td>72</td>
<td>36</td>
<td>72</td>
</tr>
<tr>
<td>fequiv</td>
<td>( \frac{133}{8} \text{ MHz} )</td>
<td>( \frac{133}{8} \text{ MHz} )</td>
<td>( \frac{133}{8} \text{ MHz} )</td>
<td>( \frac{133}{8} \text{ MHz} )</td>
</tr>
<tr>
<td>PD</td>
<td>1.14W</td>
<td>.57W</td>
<td>.57W</td>
<td>.285W</td>
</tr>
<tr>
<td>current</td>
<td>330mA</td>
<td>165mA</td>
<td>165mA</td>
<td>83mA</td>
</tr>
<tr>
<td>Operation</td>
<td>On/Off Test</td>
<td>Random Reads Both Ports</td>
<td>On/Off Read from One Port</td>
<td>Normal Operation</td>
</tr>
</tbody>
</table>

Refer to Table 1 for different cases.

### Summary

It should be noted that during actual operation, patterns occur in data. Depending on the pattern, the power dissipation could be even lower for the I/O's.

If we revisit the statement about statistical average, the frequency has been shown to be closer to 12.5% (i.e. \( \frac{133}{8} \text{ MHz} \)) than 100% (i.e. 133MHz).

It is important to keep in mind that the actual current used in a design will be the dynamic operating current (IDD) plus the current required when reading (OE = VIL). The statistical value will be closer to 450mA (375mA+83mA). The current can even be lower as the temperature increases as shown in Figure 1.

If the customer is using this family of devices in an application where power consumption is critical, then the following measures will help to meet those goals:

- Avoid excessive capacitive loading (ideally, use 20 pF or less)
- Hold VDD/VDDQ to 3.3V or less (no lower than 3.15V)
- Ensure an adequate decoupling strategy

These measures, in conjunction with the considerations described above, allow for high frequency operations in wider bus widths while keeping power consumption at reasonable levels.