

## Introduction

Hardware design in high performance applications is rapidly becoming more complex. Designers typically use solutions they are familiar with and generally prefer the simplest solution available. At first glance a crystal oscillator (XO) seems like an easier solution than using a programmable clock. At first glance, programmable clocks may seem complicated, however, they offer a lot more flexibility and ultimately lead to a more elegant solution.

## 1 Main Advantages of Programmable Clocks

The VersaClock<sup>®</sup> family of programmable clocks has many advantages versus XO or crystal devices.

Flexibility is a main advantage of a programmable clock:

From the frequency generation (1 MHz to 350 MHz) to the outputs programming stand point, VersaClock 5, VersaClock 6 and VersaClock 3 can generate a lot of different combinations. The following output types, LVPECL, LVDS, HCSL, LP- HCSL, single ended and differential LVCMOS, are programmable via I2C. It can cover different voltage output levels from 1.8V to 3.3V. See [Section 2, "Output Logic Levels for Programmable Clocks"](#) for more details on the output logic levels.

Not to mention that the VersaClock family of products offers the advantage of having multiple configurations programmed in the OTP. Up to 4 configurations (5 for VersaClock 3) can be programmed and selected with SEL pins. That means 16 different frequencies can be generated from the same device.

The performance of VersaClock 5 (0.7 ps RMS phase jitter) and VersaClock 6 (0.5 ps RMS phase jitter) are perfect for Ethernet switch/router, 10G Ethernet and driving FPGA clock requirements (see [AN-905](#)).


Saving space and cost is another superiority of using programmable clocks. One single device can replace many crystals and XO devices and reduce board size. The number of outputs can go up to 9 outputs for VersaClock 3 (replacing up to 9 crystals or XO).

[Figure 1](#) below illustrates an example application that uses a processor clock, a GigaBit Ethernet clock, four PCI Express clocks and a USB clock.

The original application uses two crystals, each with 5mm<sup>2</sup> size. There are two XO modules with 16mm<sup>2</sup> size and one clock generator IC with 25mm<sup>2</sup>. This adds up to 67mm<sup>2</sup> total space. The VersaClock 5 replacement uses 5mm<sup>2</sup> + 25mm<sup>2</sup> = 30mm<sup>2</sup> total space, less than half.

Cost savings for this example are 30% ~ 50% depending upon volume and specifications. This is just an average example of what is possible.

**Figure 1. Example Application where a 5P49V5907 Replaces Many Devices**



The possibility to enable spread spectrum function with VersaClock 3, 5 and 6 or PCIe frequency generators to reduce EMI will be described in [Section 5, "Multiple Devices in One"](#)

## 2 Output Logic Levels for Programmable Clocks

VersaClock generators have individual output buffer power supply pins and the output levels for LVCMOS can be set by applying the desired power supply voltage. When driving a crystal pin from an LVCMOS output this is also useful for adjusting the driving amplitude.

Differential logic types LVDS and HCSL are not dependent upon the power supply value and the power supply level can be different at the driver side and receiver side without causing issues.

LVPECL uses VDD (or VCC) as its reference so it is important to choose the correct power supply value. VersaClock devices can work with both 2.5V and 3.3V power supply values.

PCIe clock generators or buffers can also be used to drive a variety of clock inputs. See application note [AN-891](#) for driving various input types from IDT's Low Power HCSL drivers.

### 3 Clock Frequency Accuracy

The clock outputs of a clock generator IC are as accurate as the reference clock supplied to the clock generator. When replacing a number of clock products and one of them is a very accurate clock like a TCXO, then it makes sense to preserve the TCXO and use it as a reference for the clock generator so all clocks from the clock generator get the same TCXO precision. In general one selects to use a reference that meets the requirement for the clock with the tightest frequency accuracy spec. All clocks will now meet this tightest spec.

VersaClock devices have capacitors for the crystal load capacitance on the chip and these capacitors are programmable. It is possible to fine-tune the load capacitance to correct for PCB parasitic for better frequency accuracy.

VersaClock generators 5P49V5935 and 5P49V5933 have the reference built in. This has two advantages:

1. It relieves the customer from acquiring the proper frequency reference, either a crystal or oscillator product.
2. Nominal accuracy is better than a plain crystal because the integrated reference is calibrated during production. It can be argued that the integrated reference is also better than the average clock oscillator precision. When the crystal in a clock oscillator is calibrated, there are more manufacturing steps to follow that can shift the final frequency. This results in additional frequency inaccuracy. The VersaClock calibration is done through programming without physical changes to the product after the calibration so the final frequency will remain where you set it.

The 5P49V5935 can be found at:

[www.idt.com/products/clocks-timing/clock-generators-frequency-synthesizers-pll-and-differential-clocks/programmable-clock-generators-low-power-programmable-oscillators/5p49v5935-versaclock-5-low-power-programmable-clock-generator-integrated-crystal](http://www.idt.com/products/clocks-timing/clock-generators-frequency-synthesizers-pll-and-differential-clocks/programmable-clock-generators-low-power-programmable-oscillators/5p49v5935-versaclock-5-low-power-programmable-clock-generator-integrated-crystal)

### 4 Frequency Margining

Using the pre-programmed configurations in the VersaClock generators it is possible to switch between fast, slow and nominal frequency sets for frequency margining purpose. Granted, the fast and slow frequency sets will only be used during the qualification phase of the application but nevertheless the frequency margining feature is very popular with the VersaClock generators.

Besides, using different configurations, frequency margining can also be achieved by applying changes through I2C programming.

### 5 Multiple Devices in One

Another benefit of multiple configurations in VersaClock generators is that the same device can be used in multiple locations with different configurations in each location. This greatly benefits inventory and logistics.

### 6 Layout Focus

It is important to layout clock traces as transmission lines. Theoretically a transmission line does not radiate and preserves the original waveform. Losses in a clock trace usually are insignificant at frequencies where crystals operate and at frequencies available from VersaClock products. The theoretical loss with a typical 50Ω trace on FR4 is 1dB or 10% in signal amplitude at 500 MHz and 35 cm (14 inches) of trace length. PCBs larger than 70 cm (placing the clock IC near the center) are unlikely.

Replacing XOs is the least complex because the clock generator output only needs to be set to the same logic type as the XO it is replacing. Replacing a crystal may need more care. It is still easy when the IC manufacturer simply states that the crystal oscillator input pin can also be driven with an external clock. See “Appendix A” for a recommended circuit when driving a crystal oscillator input pin.

Figure 2 is a snapshot of a VersaClock 6 Evaluation board layout (around VersaClock 6). All outputs are properly terminated with 33Ω series resistors, followed by 50Ω traces.




The 5P49V5907 can be found at:

[www.idt.com/products/clocks-timing/clock-generators-frequency-synthesizers-pll-and-differential-clocks/programmable-clock-generators-low-power-programmable-oscillators/5p49v5907-versaclock-5-low-power-programmable-clock-generator](http://www.idt.com/products/clocks-timing/clock-generators-frequency-synthesizers-pll-and-differential-clocks/programmable-clock-generators-low-power-programmable-oscillators/5p49v5907-versaclock-5-low-power-programmable-clock-generator)

## 8 Noise / Jitter Considerations

For a clock input there usually is a noise or jitter spec. So when replacing a XO that drives that clock input, the noise and/or jitter requirements usually are known. With a crystal oscillator it is very unlikely to see a noise spec in the IC datasheet unless the datasheet describes how to drive an external clock into the crystal oscillator input pin. Crystal oscillators are very low noise by nature and the noise properties are not very dependent upon the crystal manufacturer so there is no motivation for the IC manufacturer to publish the actual requirements. However, knowing the overall requirements for the system that the IC is a part of, a ballpark value for crystal oscillator noise can be predicted. When the ballpark noise requirement is in line with the clock generator noise performance, an actual test can be done using a sample of the clock generator on its evaluation board, wired into the target crystal pin. An SMA connector can be wired to the XIN pin and attached through a 50Ω coax cable to the evaluation board for the clock generator. See below example:

**Figure 3. Wiring an Evaluation Board Clock into a Crystal Pin**




Also see “Appendix A” for optional signal adjustments for optimum performance. When the evaluation board output is AC coupled, CS will not be needed. Connect the SMA connector ground as close as possible to the IC ground pin for the crystal oscillator to avoid adding in ground noise.

Differential clocks can be wired similarly, where 50Ω coax cables are replacing 50Ω traces. The original termination scheme can be preserved where possibly the evaluation board needs to be adjusted for the source side of the termination.

## Appendix A

Figure 4 is a generic circuit for driving a crystal pin from a single ended LVCMOS clock output.

**Figure 4. Driving XIN from an LVCMOS Output**



On-chip crystal oscillators are commonly designed around an inverting amplifier. There are capacitors to match the load capacitance of the crystal and a feedback resistor  $R_F$  for DC bias (see [Figure 1](#)). Instead of connecting a crystal between the XIN and XOUT pins, XIN can also be driven with a single ended clock signal. In that case XOUT will be left open. When using CS for AC coupling, the crystal oscillator's DC bias remains functional.

$R_S$  and  $R_P$  are optional.  $R_S$  on its own (no  $R_P$ ) can help slow down rise and fall times of the signal at XIN. The circuit is originally designed for use with a crystal where the waveform at XIN will be sinusoidal. There may be extra cross-talk into other circuits on the IC when applying fast clock edges to XIN and  $R_S$  can help slow the edges down. Common values for  $R_S$  are  $100\Omega$  to  $1000\Omega$ .  $R_S$  is essentially in series with the  $50\Omega$  output impedance of the PCB trace. Without  $R_S$  ( $R_S=0$ ) the rise/fall times at XIN will be dominated by the RC-time of  $50\Omega$  with the XIN input capacitance, for example  $50\Omega \times 24\text{pF} = 1.2\text{ns}$ . Adding  $R_S=100\Omega$  will triple the rise/fall times to  $3.6\text{ns}$ .

A combination of  $R_S$  and  $R_P$  works as an attenuator in case the LVCMOS clock amplitude is too large for XIN to handle. The easiest way to control the amplitude is with the LVCMOS driver power supply voltage but when we have limited choice of power supply voltages or the amplitude needs to be smaller than the lowest available power supply voltage,  $R_S$  and  $R_P$  can be used to set certain attenuation. The attenuation can be calculated with  $V_{XIN} = V_{LVCMOS} \times R_P / (R_P + R_S + 50)$ . The output impedance of the  $R_S$  &  $R_P$  network controls the rise/fall times. The output impedance is  $R_P$  parallel to  $(R_S+50)$ . For example when  $R_S=50\Omega$  and  $R_P=100\Omega$ , the amplitude at XIN will be  $V_{XIN} = V_{LVCMOS} \times 100 / (50+50) = V_{LVCMOS} \times 0.5$ . The output impedance of the network is  $R_P // (R_S+50) = 100 // (50+50) = 50\Omega$ . In case the XIN input capacitance is  $24\text{pF}$ , the rise/fall times will be about  $1.2\text{ns}$ .

The value of  $R_T$  depends upon the output impedance of the LVCMOS driver. In case the LVCMOS driver output impedance is  $17\Omega$ , the value of  $R_T$  needs to be  $33\Omega$  to add up to  $50\Omega$  for matching with  $50\Omega$  PCB trace impedance.  $R_T$  needs to be placed near the LVCMOS driver output pin.  $R_S$ ,  $R_P$  and CS need to be placed near the XIN input pin.



**Corporate Headquarters**  
6024 Silver Creek Valley Road  
San Jose, CA 95138 USA

**Sales**  
1-800-345-7015 or 408-284-8200  
Fax: 408-284-2775  
www.IDT.com

**Tech Support**  
[www.idt.com/go/support](http://www.idt.com/go/support)

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

This article is an independent IDT assessment. Xilinx had no role in preparing the paper or the information contained in it. In no way should this article be construed to represent that Xilinx "sponsors" or "supports" or "prefers" IDT clocks.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2016 Integrated Device Technology, Inc.. All rights reserved.