21(+1) Channel High-Density E1 Line Interface Unit

IDT82P2521

Version 1
December 7, 2005
DISCLAIMER
Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

LIFE SUPPORT POLICY
Integrated Device Technology’s products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.
1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
# Table of Contents

- **TABLE OF CONTENTS** ........................................................................................................... 3
- **LIST OF TABLES** ..................................................................................................................... 7
- **LIST OF FIGURES** .................................................................................................................. 8
- **APPLICATIONS** ..................................................................................................................... 11
- **DESCRIPTION** ....................................................................................................................... 11
- **BLOCK DIAGRAM** ................................................................................................................. 12
- **1 PIN ASSIGNMENT** ............................................................................................................. 13
- **2 PIN DESCRIPTION** ............................................................................................................. 18
- **3 FUNCTIONAL DESCRIPTION** ............................................................................................. 29
  - 3.1 **RECEIVE PATH** ............................................................................................................ 29
    - 3.1.1 Rx Termination ............................................................................................................ 29
    - 3.1.1.1 Receive Differential Mode ...................................................................................... 29
    - 3.1.1.2 Receive Single Ended Mode .................................................................................. 31
    - 3.1.2 Equalizer .................................................................................................................. 32
    - 3.1.2.1 Line Monitor .......................................................................................................... 32
    - 3.1.2.2 Receive Sensitivity ............................................................................................... 32
    - 3.1.3 Slicer ....................................................................................................................... 33
    - 3.1.4 Rx Clock & Data Recovery ....................................................................................... 33
    - 3.1.5 Decoder .................................................................................................................... 33
    - 3.1.6 Receive System Interface .......................................................................................... 33
    - 3.1.7 Receiver Power Down ............................................................................................. 34
  - 3.2 **TRANSMIT PATH** ........................................................................................................... 34
    - 3.2.1 Transmit System Interface ....................................................................................... 34
    - 3.2.2 Tx Clock Recovery .................................................................................................... 35
    - 3.2.3 Encoder ..................................................................................................................... 35
    - 3.2.4 Waveform Shaper ..................................................................................................... 35
    - 3.2.4.1 Preset Waveform Template .................................................................................. 35
    - 3.2.4.2 User-Programmable Arbitrary Waveform ............................................................ 36
    - 3.2.5 Line Driver ................................................................................................................ 38
    - 3.2.5.1 Transmit Over Current Protection ....................................................................... 38
    - 3.2.6 Tx Termination .......................................................................................................... 38
    - 3.2.6.1 Transmit Differential Mode ................................................................................... 38
    - 3.2.6.2 Transmit Single Ended Mode .............................................................................. 39
    - 3.2.7 Transmitter Power Down ......................................................................................... 40
    - 3.2.8 Output High-Z on TTIP and TRING ....................................................................... 40
  - 3.3 **JITTER ATTENUATOR (RJA & TJA)** ............................................................................ 41
  - 3.4 **DIAGNOSTIC FACILITIES** ............................................................................................ 42
3.4.1 Bipolar Violation (BPV) / Code Violation (CV) Detection and BPV Insertion ........................................... 42
  3.4.1.1 Bipolar Violation (BPV) / Code Violation (CV) Detection ................................................................. 42
  3.4.1.2 Bipolar Violation (BPV) Insertion ........................................................................................................ 42
3.4.2 Excessive Zeroes (EXZ) Detection ............................................................................................................ 42
3.4.3 Loss of Signal (LOS) Detection .................................................................................................................. 43
  3.4.3.1 Line LOS (LLOS) .................................................................................................................................. 43
  3.4.3.2 System LOS (SLOS) ............................................................................................................................ 44
  3.4.3.3 Transmit LOS (TLOS) .......................................................................................................................... 45
3.4.4 Alarm Indication Signal (AIS) Detection and Generation ......................................................................... 46
  3.4.4.1 Alarm Indication Signal (AIS) Detection ............................................................................................... 46
  3.4.4.2 (Alarm Indication Signal) AIS Generation ............................................................................................... 46
3.4.5 PRBS, QRSS, ARB and IB Pattern Generation and Detection ................................................................. 47
  3.4.5.1 Pattern Generation ................................................................................................................................. 47
  3.4.5.2 Pattern Detection .................................................................................................................................... 48
3.4.6 Error Counter ............................................................................................................................................. 49
  3.4.6.1 Automatic Error Counter Updating .................................................................................................... 49
  3.4.6.2 Manual Error Counter Updating ........................................................................................................ 50
3.4.7 Receive /Transmit Multiplex Function (RMF / TMF) Indication ............................................................. 51
  3.4.7.1 RMFn Indication .................................................................................................................................... 51
  3.4.7.2 TMFn Indication ..................................................................................................................................... 52
3.4.8 Loopback .................................................................................................................................................. 53
  3.4.8.1 Analog Loopback ................................................................................................................................. 53
  3.4.8.2 Remote Loopback ................................................................................................................................. 54
  3.4.8.3 Digital Loopback .................................................................................................................................... 55
  3.4.8.4 Dual Loopback ........................................................................................................................................ 56
3.4.9 Channel 0 Monitoring ............................................................................................................................... 58
  3.4.9.1 G.772 Monitoring ................................................................................................................................. 58
  3.4.9.2 Jitter Measurement (JM) ....................................................................................................................... 59
3.5 CLOCK INPUTS AND OUTPUTS .................................................................................................................. 60
  3.5.1 Free Running Clock Outputs on CLKE1 ..................................................................................................... 60
3.5.2 Clock Outputs on REFA/REFB ................................................................................................................... 61
  3.5.2.1 REFA/REFB in Clock Recovery Mode ................................................................................................. 61
  3.5.2.2 Frequency Synthesizer for REFA Clock Output ..................................................................................... 61
  3.5.2.3 Free Run Mode for REFA Clock Output ................................................................................................. 61
  3.5.2.4 REFA/REFB Driven by External CLKA/CLKB Input ............................................................................. 61
  3.5.2.5 REFA and REFB in Loss of Signal (LOS) or Loss of Clock Condition .................................................. 61
3.5.3 MCLK, Master Clock Input ....................................................................................................................... 65
3.5.4 XCLK, Internal Reference Clock Input ....................................................................................................... 65
3.6 INTERRUPT SUMMARY ............................................................................................................................ 66
4 MISCELLANEOUS ........................................................................................................................................... 68
  4.1 RESET ......................................................................................................................................................... 68
  4.1.1 Power-On Reset ....................................................................................................................................... 69
  4.1.2 Hardware Reset ....................................................................................................................................... 69
  4.1.3 Global Software Reset ............................................................................................................................... 69
  4.1.4 Per-Channel Software Reset ..................................................................................................................... 69
## Table of Contents

- **4.2** MICROPROCESSOR INTERFACE ................................................................................................................................. 69
- **4.3** POWER UP ................................................................................................................................................................. 70
- **4.4** HITLESS PROTECTION SWITCHING (HPS) SUMMARY ............................................................................................ 70
- **5** PROGRAMMING INFORMATION ..................................................................................................................................... 73
  - **5.1** REGISTER MAP ............................................................................................................................................................ 73
  - **5.1.1** Global Register ..................................................................................................................................................... 73
  - **5.1.2** Per-Channel Register ........................................................................................................................................... 74
  - **5.2** REGISTER DESCRIPTION .......................................................................................................................................... 77
  - **5.2.1** Global Register ..................................................................................................................................................... 77
  - **5.2.2** Per-Channel Register ........................................................................................................................................... 85
- **6** JTAG .................................................................................................................................................................................. 117
  - **6.1** JTAG INSTRUCTION REGISTER (IR) ............................................................................................................................... 117
  - **6.2** JTAG DATA REGISTER .............................................................................................................................................. 117
  - **6.2.1** Device Identification Register (IDR) ....................................................................................................................... 117
  - **6.2.2** Bypass Register (BYP) ........................................................................................................................................... 117
  - **6.2.3** Boundary Scan Register (BSR) ...................................................................................................................................... 117
  - **6.3** TEST ACCESS PORT (TAP) CONTROLLER ..................................................................................................................... 117
- **7** THERMAL MANAGEMENT .................................................................................................................................................. 119
  - **7.1** JUNCTION TEMPERATURE ...................................................................................................................................... 119
  - **7.2** EXAMPLE OF JUNCTION TEMPERATURE CALCULATION .......................................................................................... 119
  - **7.3** HEATSINK EVALUATION ........................................................................................................................................... 119
- **8** PHYSICAL AND ELECTRICAL SPECIFICATIONS ........................................................................................................... 120
  - **8.1** ABSOLUTE MAXIMUM RATINGS ................................................................................................................................. 120
  - **8.2** RECOMMENDED OPERATING CONDITIONS ........................................................................................................... 121
  - **8.3** DEVICE POWER CONSUMPTION AND DISSIPATION (TYPICAL) .............................................................................. 122
  - **8.4** DEVICE POWER CONSUMPTION AND DISSIPATION (MAXIMUM) ........................................................................... 123
  - **8.5** D.C. CHARACTERISTICS ............................................................................................................................................ 124
  - **8.6** E1 RECEIVER ELECTRICAL CHARACTERISTICS ....................................................................................................... 125
  - **8.7** E1 TRANSMITTER ELECTRICAL CHARACTERISTICS ................................................................................................ 126
  - **8.8** TRANSMITTER AND RECEIVER TIMING CHARACTERISTICS ..................................................................................... 127
  - **8.9** CLKE1 TIMING CHARACTERISTICS ............................................................................................................................. 129
  - **8.10** JITTER ATTENUATION CHARACTERISTICS ............................................................................................................ 129
  - **8.11** MICROPROCESSOR INTERFACE TIMING .................................................................................................................. 132
    - **8.11.1** Serial Microprocessor Interface .......................................................................................................................... 132
    - **8.11.2** Parallel Motorola Non-Multiplexed Microprocessor Interface ............................................................................... 134
      - **8.11.2.1** Read Cycle Specification ................................................................................................................................ 134
      - **8.11.2.2** Write Cycle Specification ................................................................................................................................ 135
    - **8.11.3** Parallel Intel Non-Multiplexed Microprocessor Interface .......................................................................................... 136
      - **8.11.3.1** Read Cycle Specification ................................................................................................................................ 136
      - **8.11.3.2** Write Cycle Specification ................................................................................................................................ 137
    - **8.11.4** Parallel Motorola Multiplexed Microprocessor Interface .......................................................................................... 138
      - **8.11.4.1** Read Cycle Specification ................................................................................................................................ 138
      - **8.11.4.2** Write Cycle Specification ................................................................................................................................ 139
8.11.5 Parallel Intel Multiplexed Microprocessor Interface ................................................................. 140
  8.11.5.1 Read Cycle Specification ....................................................................................................... 140
  8.11.5.2 Write Cycle Specification .................................................................................................... 141
8.12 JTAG TIMING CHARACTERISTICS ............................................................................................. 142
GLOSSARY .................................................................................................................................................. 143
INDEX ......................................................................................................................................................... 145
ORDERING INFORMATION ..................................................................................................................... 147
### List of Tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table-1</td>
<td>Impedance Matching Value in Receive Differential Mode</td>
<td>30</td>
</tr>
<tr>
<td>Table-2</td>
<td>Multiplex Pin Used in Receive System Interface</td>
<td>33</td>
</tr>
<tr>
<td>Table-3</td>
<td>Multiplex Pin Used in Transmit System Interface</td>
<td>35</td>
</tr>
<tr>
<td>Table-4</td>
<td>PULS[3:0] Setting</td>
<td>36</td>
</tr>
<tr>
<td>Table-5</td>
<td>Transmit Waveform Value for E1 75 ohm</td>
<td>37</td>
</tr>
<tr>
<td>Table-6</td>
<td>Transmit Waveform Value for E1 120 ohm</td>
<td>37</td>
</tr>
<tr>
<td>Table-7</td>
<td>Impedance Matching Value in Transmit Differential Mode</td>
<td>38</td>
</tr>
<tr>
<td>Table-8</td>
<td>EXZ Definition</td>
<td>42</td>
</tr>
<tr>
<td>Table-9</td>
<td>LLOS Criteria</td>
<td>43</td>
</tr>
<tr>
<td>Table-10</td>
<td>SLOS Criteria</td>
<td>44</td>
</tr>
<tr>
<td>Table-11</td>
<td>TLOS Detection Between Two Channels</td>
<td>45</td>
</tr>
<tr>
<td>Table-12</td>
<td>AIS Criteria</td>
<td>46</td>
</tr>
<tr>
<td>Table-13</td>
<td>RMFn Indication</td>
<td>51</td>
</tr>
<tr>
<td>Table-14</td>
<td>TMFn Indication</td>
<td>52</td>
</tr>
<tr>
<td>Table-15</td>
<td>Clock Output on CLKE1</td>
<td>60</td>
</tr>
<tr>
<td>Table-16</td>
<td>Interrupt Summary</td>
<td>66</td>
</tr>
<tr>
<td>Table-17</td>
<td>After Reset Effect Summary</td>
<td>68</td>
</tr>
<tr>
<td>Table-18</td>
<td>Microprocessor Interface</td>
<td>69</td>
</tr>
</tbody>
</table>
Figure-49  Transmit Clock Timing Diagram .................................................................................................................. 128
Figure-50  Receive Clock Timing Diagram .................................................................................................................... 128
Figure-51  CLKE1 Clock Timing Diagram .............................................................................................................................. 129
Figure-52  E1 Jitter Tolerance Performance ............................................................................................................................ 130
Figure-53  E1 Jitter Transfer Performance ............................................................................................................................. 131
Figure-54  Read Operation in Serial Microprocessor Interface ............................................................................................. 132
Figure-55  Write Operation in Serial Microprocessor Interface ............................................................................................ 132
Figure-56  Timing Diagram ...................................................................................................................................................... 133
Figure-57  Parallel Motorola Non-Multiplexed Microprocessor Interface Read Cycle ............................................................. 134
Figure-58  Parallel Motorola Non-Multiplexed Microprocessor Interface Write Cycle ............................................................. 135
Figure-59  Parallel Intel Non-Multiplexed Microprocessor Interface Read Cycle ................................................................. 136
Figure-60  Parallel Intel Non-Multiplexed Microprocessor Interface Write Cycle ................................................................. 137
Figure-61  Parallel Motorola Multiplexed Microprocessor Interface Read Cycle ................................................................. 138
Figure-62  Parallel Motorola Multiplexed Microprocessor Interface Write Cycle ................................................................. 139
Figure-63  Parallel Intel Multiplexed Microprocessor Interface Read Cycle ............................................................... 140
Figure-64  Parallel Intel Multiplexed Microprocessor Interface Write Cycle ............................................................... 141
Figure-65  JTAG Timing ....................................................................................................................................................... 142
FEATURES

◆ Integrates 21+1 channels E1 short haul line interface units for 120 Ω E1 twisted pair cable and 75 Ω E1 coaxial cable applications

◆ Per-channel configurable Line Interface options
  • Supports various line interface options
    – Differential and Single Ended line interfaces
    – true Single Ended termination on primary and secondary side of transformer for E1 75 Ω coaxial cable applications
    – transformer-less for Differential interfaces
  • Fully integrated and software selectable receive and transmit termination
    – Option 1: Fully Internal Impedance Matching with integrated receive termination resistor
    – Option 2: Partially Internal Impedance Matching with common external resistor for improved device power dissipation
    – Option 3: External impedance Matching termination
  • Supports global configuration and per-channel configuration to E1 mode

◆ Per-channel programmable features
  • Provides E1 short haul waveform templates and user-programmable arbitrary waveform templates
  • Provides two JAs (Jitter Attenuator) for each channel of receiver and transmitter
  • Supports AMI/HDB3 encoding and decoding

◆ Per-channel System Interface options
  • Supports Single Rail, Dual Rail with clock or without clock and sliced system interface
  • Integrated Clock Recovery for the transmit interface to recover transmit clock from system transmit data

◆ Per-channel system and diagnostic functions
  • Provides transmit driver over-current detection and protection with optional automatic high impedance of transmit interface
  • Detects and generates PRBS (Pseudo Random Bit Sequence), ARB (Arbitrary Pattern) and IB (Inband Loopback) in either receive or transmit direction
  • Provides defect and alarm detection in both receive and transmit directions.
    – Defects include BPV (Bipolar Violation) /CV (Code Violation) and EXZ (Excessive Zeros)
    – Alarms include LL0S (Line LOS), SLOs (System LOS), TLOS (Transmit LOS) and AIS (Alarm Indication Signal)
  • Programmable LLOS detection /clear levels. Compliant with ITU and ANSI specifications
  • Various pattern, defect and alarm reporting options
    – Serial hardware LLOS reporting (LLOS, LLOS0) for all 22 channels
    – Configurable per-channel hardware reporting with RMF/TMF (Receive /Transmit Multiplex Function)
    – Register access to individual registers or 16-bit error counters
  • Supports Analog Loopback, Digital Loopback and Remote Loopback
  • Supports T1.102 line monitor

◆ Channel 0 monitoring options
  • Channel 0 can be configured as monitoring channel or regular channel to increase capacity
  • Supports all internal G.772 Monitoring for Non-Intrusive Monitoring of any of the 21 channels of receiver or transmitter
  • Jitter Measurement per ITU O.171

◆ Hitless Protection Switching (HPS) without external Relays
  • Supports 1+1 and 1:1 hitless protection switching
  • Asynchronous hardware control (OE, RIM) for fast global high impedance of receiver and transmitter (hot switching between working and backup board)
  • High impedance transmitter and receiver while powered down
  • Per-channel register control for high impedance, independent for receiver and transmitter

◆ Clock Inputs and Outputs
  • Flexible master clock (N x 2.048 MHz) (1 ≤ N ≤ 8, N is an integer number)
  • Two selectable reference clock outputs
    – from the recovered clock of any of the 22 channels
    – from external clock input
    – from device master clock
  • Integrated clock synthesizer can multiply or divide the reference clock to a wide range of frequencies: 8 KHz, 64 KHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 19.44 MHz and 32.768 MHz
  • Cascading is provided to select a single reference clock from multiple devices without the need for any external logic

◆ Microprocessor Interface
  • Supports Serial microprocessor interface and Parallel Intel /Motorola Non-Multiplexed /Multiplexed microprocessor interface

◆ Other Key Features
  • IEEE1149.1 JTAG boundary scan
  • Two general purpose I/O pins
  • 3.3 V I/O with 5 V tolerant inputs
  • 3.3 V and 1.8 V power supply
  • Package: 640-pin TEPBGA (31 mm X 31 mm)

◆ Applicable Standards
  • AT&T Pub 62411 Accunet T1.5 Service
  • ANSI T1.102 and T1.403
  • Bellcore TR-TSY-000009, GR-253-CORE and GR-499-CORE
  • ETSI CTR12/13
  • ETS 300166 and ETS 300 233
  • G.703, G.735, G.736, G.742, G.772, G.775, G.783 and G.823
  • O.161
  • ITU I.431 and ITU O.171
APPLICATIONS

◆ SDH/SONET multiplexers
◆ Central office or PBX (Private Branch Exchange)
◆ Digital access cross connects
◆ Remote wireless modules
◆ Microwave transmission systems

DESCRIPTION

The IDT82P2521 is a 21+1 channels high-density E1 short haul Line Interface Unit. Each channel of the IDT82P2521 can be independently configured. The configuration is performed through a Serial or Parallel Intel/Motorola Non-Multiplexed /Multiplexed microprocessor interface.

In the receive path, through a Single Ended or Differential line interface, the received signal is processed by an adaptive Equalizer and then sent to a Slicer. Clock and data are recovered from the digital pulses output from the Slicer. After passing through an enabled or disabled Receive Jitter Attenuator, the recovered data is decoded using AMI/HDB3 line code rule in Single Rail NRZ Format mode and output to the system, or output to the system without decoding in Dual Rail NRZ Format mode and Dual Rail RZ Format mode.

In the transmit path, the data to be transmitted is input on TDn in Single Rail NRZ Format mode or TDPn/TDNn in Dual Rail NRZ Format mode and Dual Rail RZ Format mode, and is sampled by a transmit reference clock. The clock can be supplied externally from TCLKn or recovered from the input transmit data by an internal Clock Recovery. A selectable JA in Tx path is used to de-jitter gapped clocks. To meet E1 waveform standards, two E1 templates, as well as an arbitrary waveform generator are provided. The data through the Waveform Shaper, the Line Driver and the Tx Transmitter is output on TTn and TRn.

Alarms (including LOS, AIS) and defects (including BPV, EXZ) are detected in both receive line side and transmit system side. AIS alarm, PRBS, ARB and IB patterns can be generated /detected in receive / transmit direction for testing purpose. Analog Loopback, Digital Loopback and Remote Loopback are all integrated for diagnostics.

Channel 0 is a special channel. Besides normal operation as the other 21 channels, channel 0 also supports G.772 Monitoring and Jitter Measurement per ITU O.171.

A line monitor function per T1.102 is available to provide a Non-Intrusive Monitoring of channels of other devices.

JTAG per IEEE 1149.1 is also supported by the IDT82P2521.
Figure-1 Functional Block Diagram
1 PIN ASSIGNMENT

Figure-2 shows the outline of the pin assignment. For a clearer description, four segments are divided in this figure and the details of each are shown from Figure-3 to Figure-6.
Figure-3  640-Pin TEPBGA (Top View) - Top Left
Figure-4  640-Pin TEPBGA (Top View) - Top Right
Figure-5  640-Pin TEPBGA (Top View) - Bottom Left
Figure-6  640-Pin TEPBGA (Top View) - Bottom Right
### 2 PIN DESCRIPTION

<table>
<thead>
<tr>
<th>Name</th>
<th>I/O</th>
<th>Pin No. 1</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Line Interface</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
The receive line interface supports both Receive Differential mode and Receive Single Ended mode.  
In Receive Differential mode, the received signal is coupled into RTIPn and RRINGn via a 1:1 transformer or without a transformer (transformer-less).  
In Receive Single Ended mode, RRINGn should be left open. The received signal is input on RTIPn via a 2:1 (step down) transformer or without a transformer (transformer-less).  
These pins will become High-Z globally or channel specific in the following conditions:  
  - Global High-Z:  
    - Connecting the RIM pin to low;  
    - Loss of MCLK  
    - During and after power-on reset, hardware reset or global software reset;  
  - Per-channel High-Z  
  - Receiver power down by writing ‘1’ to the R_OFF bit (b5, RCF0,...) |
| TTIPn / TRINGn (n=0~21) | Output | L1, M1, R1, U1, Y1, AA1, AF30, AD30, AA30, W30, T30, P30, L30, J30, F30, D30, A5, A4, A3, C1, F1, J1 | TTIPn / TRINGn: Transmit Bipolar Tip/Ring for Channel 0 – 21  
The transmit line interface supports both Transmit Differential mode and Transmit Single Ended mode.  
In Transmit Differential mode, TTIPn outputs a positive differential pulse while TRINGn outputs a negative differential pulse. The pulses are coupled to the line side via a 1:2 (step up) transformer or without a transformer (transformer-less).  
In Transmit Single Ended mode, TRINGn should be left open (it is shorted to ground internally). The signal presented at TTIPn is output to the line side via a 1:2 (step up) transformer. These pins will become High-Z globally or channel specific in the following conditions:  
  - Global High-Z:  
    - Connecting the OE pin to low;  
    - Loss of MCLK  
    - During and after power-on reset, hardware reset or global software reset;  
  - Per-channel High-Z  
    - Writing ‘0’ to the OE bit (b6, TCF0,...)  
    - Loss of TCLKn in Transmit Single Rail NRZ Format mode or Transmit Dual Rail NRZ Format mode, except that the channel is in Remote Loopback or transmit internal pattern with XCLK  
      - Transmitter power down by writing ‘1’ to the T_OFF bit (b5, TCF0,...);  
      - Per-channel software reset;  
      - The THZ_OC bit (b4, TCF0,...) is set to ‘1’ and the transmit driver over-current is detected. |

**Note:**

1. The pin number of the pins with the footnote ‘n’ is listed in order of channel (CH0 – CH21).
2. The content in the brackets indicates the position and the register name of the preceding bit. After the register name, if the punctuation ‘...’ is followed, this bit is in a per-channel register. If there is no punctuation following the address, this bit is in a global register or in a channel 0 only register. The addresses and details are included in Chapter 5 Programming Information.
3. XCLK is derived from MCLK. It is 2.048 MHz.
<table>
<thead>
<tr>
<th>Name</th>
<th>I / O</th>
<th>Pin No.</th>
<th>Description</th>
</tr>
</thead>
</table>
| RDn / RDPn   | Output  | AH9, AC4, AG1, AH3, AH6, AK8, AK20, AH21, AH24, AK26, AH29, A27, A24, C23, C20, A18, C17, B15, D14, B12, D11, D8 | **RDn: Receive Data for Channel 0 ~ 21**  
When the receive system interface is configured to Single Rail NRZ Format mode, this multiplex pin is used as RDn.  
The decoded NRZ data is updated on the active edge of RCLKn. The active level on RDn is selected by the RD_INV bit (b3, RCF1,...).  
When the receiver is powered down, RDn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,...). |
|              |         | RDPn: Positive Receive Data for Channel 0 ~ 21 | When the receive system interface is configured to Dual Rail NRZ Format mode, Dual Rail RZ Format mode or Dual Rail Sliced mode, this multiplex pin is used as RDPn.  
In Receive Dual Rail NRZ Format mode, the un-decoded NRZ data is output on RDPn and RDNn and updated on the active edge of RCLKn.  
In Receive Dual Rail RZ Format mode, the un-decoded RZ data is output on RDPn and RDNn and updated on the active edge of RCLKn.  
In Receive Dual Rail Sliced mode, the raw RZ sliced data is output on RDPn and RDNn.  
For Receive Differential line interface, an active level on RDPn indicates the receipt of a positive pulse on RTIPn and a negative pulse on RRINGn; while an active level on RDn indicates the receipt of a negative pulse on RTIPn and a positive pulse on RRINGn.  
For Receive Single Ended line interface, an active level on RDPn indicates the receipt of a positive pulse on RTIPn; while an active level on RDn indicates the receipt of a negative pulse on RTIPn.  
The active level on RDPn and RDn is selected by the RD_INV bit (b3, RCF1,...).  
When the receiver is powered down, RDPn and RDn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,...). |
| RDNn / RMFn  | Output  | AG9, AD1, AH1, AG3, AG6, AJ8, AJ20, AG21, AG24, AJ26, AH30, B28, D25, B23, B20, D19, B17, A15, C14, A12, C11, C8 | **RDNn: Negative Receive Data for Channel 0 ~ 21**  
When the receive system interface is configured to Dual Rail NRZ Format mode, Dual Rail RZ Format mode or Dual Rail Sliced mode, this multiplex pin is used as RDNn. (Refer to the description of RDPn for details). |
|              |         | RMFn: Receive Multiplex Function for Channel 0 ~ 21 | When the receive system interface is configured to Single Rail NRZ Format mode, this multiplex pin is used as RMFn.  
RMFn is configured by the RMF_DEF[2:0] bits (b7~5, RCF1,...) and can indicate PRBS/ARB, LAIS, LEXZ, LBPV, LEXZ+LBPV, LLOS, output recovered clock (RCLK) or XOR output of positive and negative sliced data. Refer to Section 3.4.7.1 RMFn Indication for details.  
The output on RMFn is updated on the active edge of RCLKn. The active level of RMFn is always high.  
When the receiver is powered down, RMFn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,...). |
<table>
<thead>
<tr>
<th>Name</th>
<th>I / O</th>
<th>Pin No.</th>
<th>Description</th>
</tr>
</thead>
</table>
| RCLKn / RMFn | Output| AK10, AD2, AH2, AK4, AK7, AH8, AH20, AK22, AK25, AH26, AG29, A28, C25, A23, A20, C19, A17, C16, B14, D13, B11, B8 | **RCLKn**: Receive Clock for Channel 0 ~ 21  
When the receive system interface is configured to Single Rail NRZ Format mode, Dual Rail NRZ Format mode or Dual Rail RZ Format mode, this multiplex pin is used as RCLKn.  
RCLKn outputs a 2.048 MHz clock which is recovered from the received signal.  
The data output on RDn and RMFn (in Receive Single Rail NRZ Format mode) or RDPn/RDNn (in Receive Dual Rail NRZ Format mode, Receive Dual Rail RZ Format mode and Receive Dual Rail Sliced) is updated on the active edge of RCLKn. The active edge is selected by the RCK_ES bit (b4, RCF1,…).  
In LLOS condition, RCLKn output high or XCLK, as selected by the RCKH bit (b7, RCF0,…), (refer to Section 3.4.3.1 Line LOS (LLOS) for details).  
When the receiver is powered down, RCLKn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,…).  
**RMFn**: Receive Multiplex Function for Channel 0 ~ 21  
When the receive system interface is configured to Dual Rail Sliced mode, this multiplex pin is used as RMFn, (Refer to the description of RMFn of the RDNn/RMFn multiplex pin for details). |
| LLOS         | Output| AF17    | **LLOS**: Receive Line Loss Of Signal  
LLOS synchronizes with the output of CLKE1 and can indicate the LLOS (Line LOS) status of all 22 channels in a serial format.  
When the clock output on CLKE1 is enabled, LLOS indicates the LLOS status of the 22 channels in a serial format and repeats every twenty-two cycles. Channel 0 is positioned by LLOS0. Refer to the description of LLOS0 below for details. The last 7 redundant clock cycles are low and should be ignored.  
LLOS is updated on the rising edge of CLKE1 and is always active high.  
When the clock output of CLKE1 is disabled, LLOS will be held in High-Z state. (Refer to Section 3.4.3.1 Line LOS (LLOS) for details.) |
| LLOS0        | Output| AF18    | **LLOS0**: Receive Line Loss Of Signal for Channel 0  
LLOS0 can indicate the position of channel 0 on the LLOS pin.  
When the clock output on CLKE1 is enabled, LLOS0 pulses high for one CLKE1 clock cycle to indicate the position of channel 0 on the LLOS pin. When CLKE1 outputs 8 KHz clock, LLOS0 pulses high for one 8 KHz clock cycle (125 µs) every twenty-nine 8 KHz clock cycles; when CLKE1 outputs 2.048 MHz clock, LLOS0 pulses high for one 2.048 MHz clock cycle (488 ns) every twenty-nine 2.048 MHz clock cycles. LLOS0 is updated on the rising edge of CLKE1.  
When the clock output on CLKE1 is disabled, LLOS0 will be held in High-Z state. (Refer to Section 3.4.3.1 Line LOS (LLOS) for details.) |
## Pin Description

<table>
<thead>
<tr>
<th>Name</th>
<th>I / O</th>
<th>Pin No.</th>
<th>Description</th>
</tr>
</thead>
</table>
| TDn / TDPn (n=0~21)   | Input | AG8, AC1, AF1, AG2, AG5, AJ7, AJ19, AG20, AG23, AJ25, AJ28, D27, D24, B22, B19, D18, B16, A14, C13, A11, C10, C7 | **TDn: Transmit Data for Channel 0 ~ 21**  
When the transmit system interface is configured to Single Rail NRZ Format mode, this multiplex pin is used as TDn.  
TDn accepts Single Rail NRZ data. The data is sampled into the device on the active edge of TCLKn.  
The active level on TDn is selected by the TD_INV bit (b3, TCF1,...).        |
|                       |       |                                                                        | **TDPn: Positive Transmit Data for Channel 0 ~ 21**  
When the transmit system interface is configured to Dual Rail NRZ Format mode or Dual Rail RZ Format mode, this multiplex pin is used as TDPn.  
In Transmit Dual Rail NRZ Format mode, the pre-encoded NRZ data is input on TDPn and TDNn and sampled on the active edge of TCLKn.  
In Transmit Dual Rail RZ Format mode, the pre-encoded RZ data is input on TDPn and TDNn.  
The line code is as follows (when the TD_INV bit (b3, TCF1,...) is '0'):                          |
|                       |       |                                                                        | TDPn | TDn | Output Pulse on TTIPn | Output Pulse on TRINGn * |
|                       |       |                                                                        | 0    | 0  | Space                  | Space                        |
|                       |       |                                                                        | 0    | 1  | Negative Pulse        | Positive Pulse                 |
|                       |       |                                                                        | 1    | 0  | Positive Pulse        | Negative Pulse                 |
|                       |       |                                                                        | 1    | 1  | Space                  | Space                        |
| Note:                |       |                                                                        | * For Transmit Single Ended line interface, TRINGn should be open. |
|                       |       |                                                                        | The active level on TDPn and TDNn is selected by the TD_INV bit (b3, TCF1,...).        |
| TDNn / TMFn (n=0~21)  | Input / Output | AK9, AC2, AF2, AK3, AK6, AH7, AH19, AK21, AK24, AH25, AH28, C27, C24, A22, A19, C18, A16, D15, B13, D12, B10, B7 | **TDNn: Negative Transmit Data for Channel 0 ~ 21**  
When the transmit system interface is configured to Dual Rail NRZ Format mode, this multiplex pin is used as TDNn.  
(Refer to the description of TDPn for details). |
|                       |       |                                                                        | **TMFn: Transmit Multiplex Function for Channel 0 ~ 21**  
When the transmit system interface is configured to Single Rail NRZ Format mode or Dual Rail RZ Format mode, this multiplex pin is used as TMFn.  
TMFn is configured by the TMF_DEF[2:0] bits (b7~5, TCF1,...) and can indicate PRBS/ARB, SAIS, TOC, TLOS, SEXZ, SBPV, SEXZ+SBPV, SLOS. Refer to Section 3.4.7.2 TMFn Indication for details.  
The output on TMFn is updated on the active edge of TCLKn (if available). The active level of TMFn is always high. |
| TCLKn / TDNn (n=0~21) | Input | AJ9, AC3, AF3, AJ3, AJ6, AG7, AG19, AJ21, AJ24, AG25, AG28, B27, B24, D23, D20, B18, D17, C15, A13, C12, A10, A7 | **TCLKn: Transmit Clock for Channel 0 ~ 21**  
When the transmit system interface is configured to Single Rail NRZ Format mode or Dual Rail RZ Format mode, this multiplex pin is used as TCLKn.  
TCLKn inputs a 2.048 MHz clock.  
The data input on TDn (in Transmit Single Rail NRZ Format mode) or TDPn/TDNn (in Transmit Dual Rail NRZ Format mode) is sampled on the active edge of TCLKn. The data output on TMFn (in Transmit Single Rail NRZ Format mode) is updated on the active edge of TCLKn.  
The active edge is selected by the TCK_ES bit (b4, TCF1,...).        |
|                       |       |                                                                        | **TDNn: Negative Transmit Data for Channel 0 ~ 21**  
When the transmit system interface is configured to Dual Rail RZ Format mode, this multiplex pin is used as TDNn.  
(Refer to the description of TDPn for details).            |
MCLK: Master Clock Input
MCLK provides a stable reference timing for the IDT82P2521. MCLK should be a jitter-free \(1\) clock with ±50 ppm accuracy. The clock frequency of MCLK is informed to the device by MCKSEL[3:0].

If MCLK misses (duty cycle is less than 30% for 10 µs) and then recovers, the device will be reset automatically.

MCKSEL[3:0]: Master Clock Selection
These four pins inform the device of the clock frequency input on MCLK:

<table>
<thead>
<tr>
<th>MCKSEL[3:0]</th>
<th>Frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000</td>
<td>2.048</td>
</tr>
<tr>
<td>1001</td>
<td>2.048 X 2</td>
</tr>
<tr>
<td>1010</td>
<td>2.048 X 3</td>
</tr>
<tr>
<td>1011</td>
<td>2.048 X 4</td>
</tr>
<tr>
<td>1100</td>
<td>2.048 X 5</td>
</tr>
<tr>
<td>1101</td>
<td>2.048 X 6</td>
</tr>
<tr>
<td>1110</td>
<td>2.048 X 7</td>
</tr>
<tr>
<td>1111</td>
<td>2.048 X 8</td>
</tr>
<tr>
<td>others</td>
<td>don't care</td>
</tr>
</tbody>
</table>

Note:
0: GNDD
1: VDDIO

CLKE1: 8 KHz / E1 Clock Output
The output on CLKE1 can be enabled or disabled, as determined by the CLKE1_EN bit (b3, CLKG).

When the output is enabled, CLKE1 outputs an 8 KHz or 2.048 MHz clock, as selected by the CLKE1 bit (b2, CLKG). The output is locked to MCLK.

When the output is disabled, CLKE1 is in High-Z state.

REFA: Reference Clock Output A
REFA can output three kinds of clocks: a recovered clock of one of the 22 channels, an external clock input on CLKA or a free running clock. The clock frequency is programmable. Refer to Section 3.5.2 Clock Outputs on REFA/REFB for details.

The output on REFA can also be disabled, as determined by the REFA_EN bit (b6, REFA).

When the output is disabled, REFA is in High-Z state.

Note:
1. jitter is no more than 0.001 UI.
## Pin Description

<table>
<thead>
<tr>
<th>Name</th>
<th>I/O</th>
<th>Pin No.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>REFB</td>
<td>Output</td>
<td>AJ18</td>
<td><strong>REFB: Reference Clock Output B</strong>&lt;br&gt;REFB can output a recovered clock of one of the 22 channels, an external clock input on CLKB or a free running clock. Refer to Section 3.5.2 Clock Outputs on REFA/REFB for details.&lt;br&gt;The output on REFB can also be disabled, as determined by the REFB_EN bit (b6, REFB). When the output is disabled, REFB is in High-Z state.</td>
</tr>
<tr>
<td>CLKA</td>
<td>Input</td>
<td>AH17</td>
<td><strong>CLKA: External E1 Clock Input A</strong>&lt;br&gt;External E1 clock is input on this pin. The CK_A_E1 bit (b5, REFA) should be set to match the clock frequency.&lt;br&gt;When not used, this pin should be connected to GNDD.</td>
</tr>
<tr>
<td>CLKB</td>
<td>Input</td>
<td>AG17</td>
<td><strong>CLKB: External E1 Clock Input B</strong>&lt;br&gt;External E1 clock is input on this pin. The CK_B_E1 bit (b5, REFB) should be set to match the clock frequency.&lt;br&gt;When not used, this pin should be connected to GNDD.</td>
</tr>
</tbody>
</table>

### Common Control

<table>
<thead>
<tr>
<th>Name</th>
<th>I/O</th>
<th>Pin No.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCOM[0]</td>
<td>Output</td>
<td>R4</td>
<td><strong>VCOM: Voltage Common Mode [1:0]</strong>&lt;br&gt;These pins are used only when the receive line interface is in Receive Differential mode and connected without a transformer (transformer-less).&lt;br&gt;To enable these pins, the VCOMEN pin must be connected high. Refer to Figure-10 for the connection.&lt;br&gt;When these pins are not used, they should be left open.</td>
</tr>
<tr>
<td>VCOM[1]</td>
<td></td>
<td>P28</td>
<td></td>
</tr>
<tr>
<td>VCOMEN</td>
<td>Input (Pull-Down)</td>
<td>AF26</td>
<td><strong>VCOMEN: Voltage Common Mode Enable</strong>&lt;br&gt;This pin should be connected high only when the receive line interface is in Receive Differential mode and connected without a transformer (transformer-less).&lt;br&gt;When not used, this pin should be left open.</td>
</tr>
<tr>
<td>REF</td>
<td>-</td>
<td>D29</td>
<td><strong>REF: Reference Resistor</strong>&lt;br&gt;An external resistor (10 KΩ, ±1%) is used to connect this pin to ground to provide a standard reference current for internal circuit. This resistor is required to ensure correct device operation.</td>
</tr>
<tr>
<td>RIM</td>
<td>Input (Pull-Down)</td>
<td>AH10</td>
<td><strong>RIM: Receive Impedance Matching</strong>&lt;br&gt;In Receive Differential mode, when RIM is low, all 22 receivers become High-Z and only external impedance matching is supported. In this case, the per-channel impedance matching configuration bits - the $R_{TERM}[2:0]$ bits ($b2=0$, RCF0,..) and the R120IN bit ($b4$, RCF0,...) - are ignored.&lt;br&gt;In Receive Differential mode, when RIM is high, impedance matching is configured on a per-channel basis by the $R_{TERM}[2:0]$ bits ($b2=0$, RCF0,..) and the R120IN bit ($b4$, RCF0,...). This pin can be used to control the receive impedance state for Hitless Protection applications. Refer to Section 4.4 Hitless Protection Switching (HPS) Summary for details.&lt;br&gt;In Receive Single Ended mode, this pin should be left open.</td>
</tr>
<tr>
<td>OE</td>
<td>Input</td>
<td>AJ10</td>
<td><strong>OE: Output Enable</strong>&lt;br&gt;OE enables or disables all Line Drivers globally.&lt;br&gt;A high level on this pin enables all Line Drivers while a low level on this pin places all Line Drivers in High-Z state and independent from related register settings.&lt;br&gt;Note that the functionality of the internal circuit is not affected by OE.&lt;br&gt;If this pin is not used, it should be tied to VDDIO.&lt;br&gt;This pin can be used to control the transmit impedance state for Hitless protection applications. Refer to Section 4.4 Hitless Protection Switching (HPS) Summary for details.</td>
</tr>
<tr>
<td>Name</td>
<td>I / O</td>
<td>Pin No.</td>
<td>Description</td>
</tr>
<tr>
<td>-----------------</td>
<td>-------------</td>
<td>---------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>GPIO[0]</td>
<td>Output / Input</td>
<td>AF9</td>
<td>GPIO: General Purpose I/O [1:0]</td>
</tr>
<tr>
<td>GPIO[1]</td>
<td></td>
<td>AF10</td>
<td>These two pins can be defined as input pins or output pins by the DIR[1:0] bits (b1<del>0, GPIO) respectively. When the pins are input, their polarities are indicated by the LEVEL[1:0] bits (b3</del>2, GPIO) respectively. When the pins are output, their polarities are controlled by the LEVEL[1:0] bits (b3~2, GPIO) respectively.</td>
</tr>
<tr>
<td>RST</td>
<td>Input</td>
<td>AG10</td>
<td>RST: Reset (Active Low)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>A low pulse on this pin resets the device. This hardware reset process completes in 2 μs maximum. Refer to Section 4.1 Reset for an overview on reset options.</td>
</tr>
<tr>
<td>MCU Interface</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>INT</td>
<td>Output</td>
<td>AK16</td>
<td>INT: Interrupt Request</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This pin indicates interrupt requests for all unmasked interrupt sources.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The output characteristics (open drain or push-pull internally) and the active level are determined by the INT_PIN[1:0] bits (b3~2, GCF).</td>
</tr>
<tr>
<td>CS</td>
<td>Input</td>
<td>AJ17</td>
<td>CS: Chip Select (Active Low)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This pin must be asserted low to enable the microprocessor interface.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>A transition from high to low must occur on this pin for each Read/Write operation and CS should remain low until the operation is over.</td>
</tr>
<tr>
<td>P/S</td>
<td>Input</td>
<td>AG16</td>
<td>P/S: Parallel or Serial Microprocessor Interface Select</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>P/S selects Serial or Parallel microprocessor interface for the device:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>GNDD - Serial microprocessor interface.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>VDDIO - Parallel microprocessor interface.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Serial microprocessor interface consists of the CS, SCLK, SDI, SDO pins.</td>
</tr>
<tr>
<td>INT/MOT</td>
<td>Input</td>
<td>AF14</td>
<td>INT/MOT: Intel or Motorola Microprocessor Interface Select</td>
</tr>
<tr>
<td></td>
<td>(Pull-Up)</td>
<td></td>
<td>In Parallel microprocessor interface, INT/MOT selects Intel or Motorola microprocessor interface for the device:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>GNDD - Parallel Motorola microprocessor interface.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Open - Parallel Intel microprocessor interface.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>In Serial microprocessor interface, this pin should be left open.</td>
</tr>
<tr>
<td>IM</td>
<td>Input</td>
<td>AF15</td>
<td>IM: Interface Mode Selection</td>
</tr>
<tr>
<td></td>
<td>(Pull-Up)</td>
<td></td>
<td>In Parallel Motorola or Intel microprocessor interface, IM selects multiplexed bus or non-multiplexed bus for the device:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>GNDD - Parallel Motorola /Intel Non-Multiplexed microprocessor interface.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Open - Parallel Motorola /Intel Multiplexed microprocessor interface.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>In Serial microprocessor interface, this pin should be connected to GNDD.</td>
</tr>
<tr>
<td>ALE / AS</td>
<td>Input</td>
<td>AG15</td>
<td>ALE: Address Latch Enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>In Parallel Intel Multiplexed microprocessor interface, this multiplex pin is used as ALE. The address on A[10:8] and D[7:0] (A[7:0] are ignored) is sampled into the device on the falling edges of ALE.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>AS: Address Strobe</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>In Parallel Motorola Multiplexed microprocessor interface, this multiplex pin is used as AS. The address on A[10:8] and D[7:0] (A[7:0] are ignored) is latched into the device on the falling edges of AS.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>In Parallel Motorola /Intel Non-Multiplexed microprocessor interface, this pin should be pulled high. In Serial microprocessor interface, this pin should be connected to GNDD.</td>
</tr>
<tr>
<td>Name</td>
<td>I / O</td>
<td>Pin No.</td>
<td>Description</td>
</tr>
<tr>
<td>------</td>
<td>-------</td>
<td>---------</td>
<td>-------------</td>
</tr>
<tr>
<td>SCLK / DS / RD</td>
<td>Input</td>
<td>AK17</td>
<td><strong>SCLK: Shift Clock</strong>&lt;br&gt;In Serial microprocessor interface, this multiplex pin is used as SCLK.&lt;br&gt;SCLK inputs the shift clock for the Serial microprocessor interface. Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the falling edge of SCLK.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>DS: Data Strobe (Active Low)</strong>&lt;br&gt;In Parallel Motorola microprocessor interface, this multiplex pin is used as DS.&lt;br&gt;During a write operation (R/W = 0), data on D[7:0] is sampled into the device. During a read operation (R/W = 1), data is driven to D[7:0] by the device.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>RD: Read Strobe (Active Low)</strong>&lt;br&gt;In Parallel Intel microprocessor interface, this multiplex pin is used as RD.&lt;br&gt;RD is asserted low by the microprocessor to initiate a read operation. Data is driven to D[7:0] by the device during the read operation.</td>
</tr>
<tr>
<td>SDI / R/W / WR</td>
<td>Input</td>
<td>AH16</td>
<td><strong>SDI: Serial Data Input</strong>&lt;br&gt;In Serial microprocessor interface, this multiplex pin is used as SDI.&lt;br&gt;Address and data on this pin are serially clocked into the device on the rising edge of SCLK.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>R/W: Read / Write Select</strong>&lt;br&gt;In Parallel Motorola microprocessor interface, this multiplex pin is used as R/W.&lt;br&gt;R/W is asserted low for write operation or high for read operation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>WR: Write Strobe (Active Low)</strong>&lt;br&gt;In Parallel Intel microprocessor interface, this multiplex pin is used as WR.&lt;br&gt;WR is asserted low by the microprocessor to initiate a write operation. Data on D[7:0] is sampled into the device during a write operation.</td>
</tr>
<tr>
<td>SDO / ACK / RDY</td>
<td>Output</td>
<td>AJ16</td>
<td><strong>SDO: Serial Data Output</strong>&lt;br&gt;In Serial microprocessor interface, this multiplex pin is used as SDO.&lt;br&gt;Data on this pin is serially clocked out of the device on the falling edge of SCLK.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>ACK: Acknowledge Output (Active Low)</strong>&lt;br&gt;In Parallel Motorola microprocessor interface, this multiplex pin is used as ACK.&lt;br&gt;A low level on ACK indicates that valid information on the data bus is ready for a read operation or acknowledges the acceptance of the written data during a write operation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>RDY: Ready Output</strong>&lt;br&gt;In Parallel Intel microprocessor interface, this multiplex pin is used as RDY.&lt;br&gt;A high level on RDY reports to the microprocessor that a read/write cycle can be completed. A low level on RDY reports that wait states must be inserted.</td>
</tr>
<tr>
<td>D[0]</td>
<td>Output / Input</td>
<td>AG12</td>
<td><strong>D[7:0]: Bi-directional Data Bus</strong>&lt;br&gt;In Parallel Motorola /Intel Non-Multiplexed microprocessor interface, these pins are the bi-directional data bus of the microprocessor interface.</td>
</tr>
<tr>
<td>D[1]</td>
<td></td>
<td>AH12</td>
<td></td>
</tr>
<tr>
<td>D[3]</td>
<td></td>
<td>AK12</td>
<td></td>
</tr>
<tr>
<td>D[4]</td>
<td></td>
<td>AG11</td>
<td></td>
</tr>
<tr>
<td>D[5]</td>
<td></td>
<td>AH11</td>
<td></td>
</tr>
<tr>
<td>D[7]</td>
<td></td>
<td>AK11</td>
<td></td>
</tr>
</tbody>
</table>

*SDI / R/W / WR* and *SDO / ACK / RDY* are multiplexed. 

*SDI / R/W / WR* and *SDO / ACK / RDY* are optionally used in the Serial interface. 

*RDY* is a high-speed Intel microprocessor interface only. 

*RDY* is added in the Intel microprocessor interface to indicate that a read or write cycle can be completed. 

*Acknowledge Output* and *Ready Output* are optional in the Parallel Motorola and Intel microprocessor interface. 

*SDI / R/W / WR* and *SDO / ACK / RDY* are multiplexed and are optional in the Serial microprocessor interface.
### Name | I/O | Pin No. | Description
--- | --- | --- | ---
A[0] | Input | AH15 | A[10:0]: Address Bus
A[1] | Input | AJ15 | In Parallel Motorola /Intel Non-Multiplexed microprocessor interface, these pins are the address bus of the microprocessor interface.
A[2] | Input | AK15 | In Parallel Motorola /Intel Multiplexed microprocessor interface, A[10:8], together with D[7:0], are the address bus; while A[7:0] should be connected to GNDD.
A[3] | Input | AG14 | In Serial microprocessor interface, these pins should be connected to GNDD.
A[8] | Input | AH13 |
A[10] | Input | AK13 |

### JTAG (per IEEE 1149.1)

<table>
<thead>
<tr>
<th></th>
<th>I/O</th>
<th>Pin No.</th>
<th>Description</th>
</tr>
</thead>
</table>
| TRST | Input Pull-Down | AF4 | TRST: JTAG Test Reset (Active Low)
| | | | A low signal on this pin resets the JTAG test port. To ensure deterministic operation of the test logic, TMS should be held high when the signal on TRST changes from low to high.
| | | | This pin may be left unconnected when JTAG is not used.
| | | | This pin has an internal pull-down resistor. |
| TMS | Input Pull-up | AE5 | TMS: JTAG Test Mode Select
| | | | The signal on this pin controls the JTAG test performance and is sampled on the rising edge of TCK. To ensure deterministic operation of the test logic, TMS should be held high when the signal on TRST changes from low to high.
| | | | This pin may be left unconnected when JTAG is not used.
| | | | This pin has an internal pull-up resistor. |
| TCK | Input | AF6 | TCK: JTAG Test Clock
| | | | The clock for the JTAG test is input on this pin. TDI and TMS are sampled on the rising edge of TCK and TDO is updated on the falling edge of TCK.
| | | | When TCK is idle at low state, all stored-state devices contained in the test logic shall retain their state indefinitely.
| | | | This pin should be connected to GNDD when JTAG is not used. |
| TDI | Input Pull-up | AF5 | TDI: JTAG Test Data Input
| | | | The test data is input on this pin. It is clocked into the device on the rising edge of TCK. This pin has an internal pull-up resistor.
| | | | This pin may be left unconnected when JTAG is not used. |
| TDO | Output | AF7 | TDO: JTAG Test Data Output
| | | | The test data is output on this pin. It is clocked out of the device on the falling edge of TCK. TDO is a High-Z output signal except during the process of data scanning. |

### Power & Ground

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDDA</td>
<td>A2, B2, J26, K27, L4, L27, M4, M26, T4, W4, Y5, Y27, Y28, AA27, AA28, AD5, AJ2, AK2</td>
<td>VDDA: 3.3 V Analog Core Power Supply</td>
</tr>
<tr>
<td>VDDRn (N=0~21)</td>
<td>N4, N5, T5, U5, AB4, AC5, AF28, AD27, AD27, U27, T27, R27, N26, G27, E26, E27, E5, E4, F3, F5, G3, H3</td>
<td>VDDRn: 3.3 V Power Supply for Receiver</td>
</tr>
<tr>
<td>Name</td>
<td>I / O</td>
<td>Pin No.</td>
</tr>
<tr>
<td>------</td>
<td>-------</td>
<td>---------</td>
</tr>
<tr>
<td>VDDTn</td>
<td>(N=0~21)</td>
<td>K2, L2, P2, R3, W2, Y2, AF29, AC29, AA29, Y29, R29, P29, K29, J29, F29, E29, C6, C4, C3, C2, F2, H2</td>
</tr>
</tbody>
</table>

**TEST**

<table>
<thead>
<tr>
<th>IC</th>
<th>-</th>
<th>AF13, AF12</th>
<th>IC: Internal Connected</th>
</tr>
</thead>
<tbody>
<tr>
<td>IC</td>
<td>-</td>
<td>AH18, AF11</td>
<td>IC: Internal Connected</td>
</tr>
</tbody>
</table>

This pin is for IDT use only and should be connected to GNDD. 
This pin is for IDT use only and should be left open.
<table>
<thead>
<tr>
<th>Name</th>
<th>I / O</th>
<th>Pin No.</th>
<th>Description</th>
</tr>
</thead>
</table>
3 FUNCTIONAL DESCRIPTION

3.1 RECEIVE PATH

3.1.1 Rx TERMINATION

The receive line interface supports Receive Differential mode and Receive Single Ended mode, as selected by the R_SING bit (b3, RCF0,...). In Receive Differential mode, both RTIPn and RRINGn are used to receive signal from the line side. In Receive Single Ended mode, only RTIPn is used to receive signal.

In Receive Differential mode, the line interface can be connected with E1 120 Ω twisted pair cable or E1 75 Ω coaxial cable. In Receiver Single Ended mode, the line interface can only be connected with 75 Ω coaxial cable.

The receive impedance matching is realized by using internal impedance matching or external impedance matching for each channel in different applications.

3.1.1.1 Receive Differential Mode

In Receive Differential mode, three kinds of impedance matching are supported: Fully Internal Impedance Matching, Partially Internal Impedance Matching and External Impedance Matching. Figure-7 shows an overview of how these Impedance Matching modes are switched.

Fully Internal Impedance Matching circuit uses an internal programmable resistor (IM) only and does not use an external resistor. This configuration saves external components and supports 1:1 Hitless Protection Switching (HPS) applications without relays. Refer to Section 4.4 Hitless Protection Switching (HPS) Summary.

Partially Internal Impedance Matching circuit consists of an internal programmable resistor (IM) and a value-fixed 120 Ω external resistor (Rr). Compared with Fully Internal Impedance Matching, this configuration provides considerable savings in power dissipation of the device. For example, in E1 120 Ω PRBS mode, the power savings would be 0.57 W. For power savings in other modes, please refer to Chapter 8 Physical And Electrical Specifications.

External Impedance Matching circuit uses an external resistor (Rr) only.

To support some particular applications, such as hot-swap or Hitless Protection Switch (HPS) hot-switchover, RTIPn/RRINGn must be forced to enter high impedance state (i.e., External Impedance Matching). For hot-swap, RTIPn/RRINGn must be always held in high impedance state during /after power up; for HPS hot-switchover, RTIPn/RRINGn must enter high impedance state immediately after switchover. Though each channel can be individually configured to External Impedance Matching through register access, it is too slow for hitless switch. Therefore, a hardware pin - RIM - is provided to globally control the high impedance for all 22 receivers.

When RIM is low, only External Impedance Matching is supported for all 22 receivers and the per-channel impedance matching configuration bits - the R_TERM[2:0] bits (b2~0, RCF0,...) and the R120IN bit (b4, RCF0,...) - are ignored.

When RIM is high, impedance matching is configured on a per-channel basis. Three kinds of impedance matching are all supported and selected by the R_TERM[2:0] bits (b2~0, RCF0,...) and the R120IN bit (b4, RCF0,...). The R_TERM[2] bit (b2, RCF0,...) should be set to match internal or external impedance. If the R_TERM[2] bit (b2, RCF0,...) is ‘0’, internal impedance matching is enabled. The R120IN bit (b4, RCF0,...) should be set to select Partially Internal Impedance Matching or Fully Internal Impedance Matching. The internal programmable resistor (IM) is determined by the R_TERM[1:0] bits (b1~0, RCF0,...). If the R_TERM[2] bit (b2, RCF0,...) is ‘1’, external impedance matching is enabled. The configuration of the R120IN bit (b4, RCF0,...) and the R_TERM[1:0] bits (b1~0, RCF0,...) is ignored.

A twisted pair cable can be connected with a 1:1 transformer or without a transformer (transformer-less), while a coaxial cable must be connected with a 1:1 transformer. Table 1 lists the recommended impedance matching value in different applications. Figure-8 to Figure-10 show the connection for one channel.

![Figure-7 Switch between Impedance Matching Modes](image-url)
The transformer-less connection will offer a termination option with reduced cost and board space. However, the waveform amplitude is not standard compliant, and surge protection and common mode depression should be enhanced depending on equipment environment.

Table-1  Impedance Matching Value in Receive Differential Mode

<table>
<thead>
<tr>
<th>Cable Condition</th>
<th>Partially Internal Impedance Matching (R120IN = 0)</th>
<th>Fully Internal Impedance Matching (R120IN = 1)</th>
<th>External Impedance Matching</th>
</tr>
</thead>
<tbody>
<tr>
<td>E1 120 Ω twisted pair (with transformer)</td>
<td>010 120 Ω</td>
<td>010 (open)</td>
<td>120 Ω</td>
</tr>
<tr>
<td>E1 75 Ω coaxial (with transformer)</td>
<td>011</td>
<td>011</td>
<td>75 Ω</td>
</tr>
<tr>
<td>E1 120 Ω twisted pair (transformer-less)</td>
<td>010 (not supported)</td>
<td></td>
<td>120 Ω</td>
</tr>
</tbody>
</table>

Note:
1. Partially Internal Impedance Matching and Fully Internal Impedance Matching are not supported when RIM is low.
2. Fully Internal Impedance Matching is not supported in transformer-less applications.
3. When RIM is low, the setting of the R_TERM[2:0] bits is ignored.
4. In transformer-less applications, the device should be protected against overvoltage. There are three important standards for overvoltage protection:
   • UL1950 and FCC Part 68;
   • Telcordia (Bellcore) GR-1089;
   • ITU-T K.20, K.21 and K.41.

Figure-8  Receive Differential Line Interface with Twisted Pair Cable (with transformer)

Figure-9  Receive Differential Line Interface with Coaxial Cable (with transformer)

Note:
1. Two Rr/2 resistors should be connected to VCOM[1:0] that are coupled to ground via a 10 µF capacitor, which provide 60 Ω common mode input resistance.
2. In this mode, lightning protection should be enhanced.
3. The maximum input dynamic range of RTIP/TRING pin is -0.3 V ~ 3.6 V (in line monitor mode it is -0.3 V ~ 2 V).

Figure-10  Receive Differential Line Interface with Twisted Pair Cable (transformer-less, non standard compliant)
3.1.1.2 Receive Single Ended Mode

Receive Single Ended mode can only be used in 75 Ω coaxial cable applications.

In Receive Single Ended mode, only External Impedance Matching is supported. External Impedance Matching circuit uses an external resistor (Rr) only. The value of the resistor is 18.75 Ω (see Figure-11 for details) when the single end is connected with a 2:1 transformer or is 75 Ω (see Figure-12 for details) when the single end is connected without a transformer.

In Receive Single Ended mode, the RIM pin should be left open and the configuration of the R_TERM[2:0] bits (b2~0, RCF0,...) is ignored.

**Figure-11** Receive Single Ended Line Interface with Coaxial Cable (with transformer)

**Figure-12** Receive Single Ended Line Interface with Coaxial Cable (transformer-less, non standard compliant)

![Diagram](image-url)
3.1.2 EQUALIZER

The equalizer compensates high frequency attenuation to enhance receive sensitivity.

3.1.2.1 Line Monitor

In E1 short haul applications, the Protected Non-Intrusive Monitoring per T1.102 can be performed between two devices. The monitored channel of one device is in normal operation, and the monitoring channel of the other device taps the monitored one through a high impedance bridging circuit (refer to Figure-13 and Figure-14).

After the high resistance bridging circuit, the signal arriving at RTIPn/RRINGn of the monitoring channel is dramatically attenuated. To compensate this bridge resistive attenuation, Monitor Gain can be used to boost the signal by 20 dB, 26 dB or 32 dB, as selected by the MG[1:0] bits (b1~0, RCF2,...). For normal operation, the Monitor Gain should be set to 0 dB, i.e., the Monitor Gain of the monitored channel should be 0 dB.

The monitoring channel can be configured to any of the External, Partially Internal or Fully Internal Impedance Matching mode. Here the external r or internal IM is used for voltage division, not for impedance matching. That is, the r (IM) and the two R make up of a resistance bridge. The resistive attenuation of this bridge is 20lg(r/(2R+r)) dB.

Note that line monitor is only available in differential line interface.

A channel 0 monitoring function is provided (refer to Section 3.4.9 Channel 0 Monitoring). If multiple High-Density LIUs are used in an application, The G.772 function of channel 0 can be used to route the signals of channel 1~21 Receive and Transmit to channel 0 of the same device. This channel 0 Transmit TTIP and TTRING could then be monitored by another device through the Line Monitor function.

3.1.2.2 Receive Sensitivity

The receive sensitivity is the minimum range of receive signal level for which the receiver recovers data error-free with -18 dB interference signal added.

For Receive Differential line interface, the receive sensitivity is -15 dB.

For Receive Single Ended line interface, the receive sensitivity is -12 dB.
3.1.3 SLICER

The Slicer is used to generate a standard amplitude mark or a space according to the amplitude of the input signals. The input signal is sliced at 50% of the peak value.

3.1.4 RX CLOCK & DATA RECOVERY

The Rx Clock & Data Recovery is used to recover the clock signal from the received data. It is accomplished by an integrated Digital Phase Locked Loop (DPLL). The recovered clock tracks the jitter in the data output from the Slicer and keeps the phase relationship between data and clock during the absence of the incoming pulse.

Note that the IDT82P2521 also provides programmable REF A and REFB pins to output any of the 22 recovered line clocks. Refer to Section 3.5 Clock Inputs and Outputs for details.

3.1.5 DECODER

The Decoder is used only when the receive system interface is in Single Rail NRZ Format mode. When the receive system interface is in other modes, the Decoder is bypassed automatically. (Refer to Section 3.1.6 Receive System Interface for the description of the receive system interface).

The received signal is decoded by AMI or HDB3 line code rule. The line code rule is selected by the R_CODE bit (b2, RCF1, ...).

3.1.6 RECEIVE SYSTEM INTERFACE

The received data can be output to the system side in four modes: Single Rail NRZ Format mode, Dual Rail NRZ Format mode, Dual Rail RZ Format mode and Dual Rail Sliced mode, as selected by the R_MD[1:0] bits (b1~0, RCF1).

If data is output on RDn in NRZ format and the recovered clock is output on RCLKn, the receive system interface is in Single Rail NRZ Format mode. In this mode, the data is decoded and updated on the active edge of RCLKn. RCLKn outputs a 2.048 MHz clock.

If data is output on RDn and RDNn in NRZ format and the recovered clock is output on RCLKn, the receive system interface is in Dual Rail NRZ Format mode. In this mode, the data is un-decoded and updated on the active edge of RCLKn. RCLKn outputs a 2.048 MHz clock.

If data is output on RDn and RDNn in RZ format directly after passing through the Slicer, the receive system interface is in Dual Rail Sliced mode. In this mode, the data is raw sliced and un-decoded. RMFn can be selected to indicate PRBS/ARB, LAIS, LEXZ, LBPV, LEXZ + LBPV, LLOS, output recovered clock (RCLK) or XOR output of positive and negative sliced data. Refer to Chapter 3.4.7.1 RMFn Indication for the description of RMFn.

Table 2 summarizes the multiplex pin used in different receive system interface.

<table>
<thead>
<tr>
<th>Receive System Interface</th>
<th>Multiplex Pin Used On Receive System Interface</th>
</tr>
</thead>
<tbody>
<tr>
<td>RDn / RDPn</td>
<td>RDNn / RMFn</td>
</tr>
<tr>
<td>Single Rail NRZ Format</td>
<td>RDn</td>
</tr>
<tr>
<td>Dual Rail NRZ Format</td>
<td>RDPn</td>
</tr>
<tr>
<td>Dual Rail RZ Format</td>
<td>RDPn</td>
</tr>
<tr>
<td>Dual Rail Sliced</td>
<td>RDPn</td>
</tr>
</tbody>
</table>

Note:
1. The active level on RDn, RDPn and RDNn is selected by the RD_INV bit (b3, RCF1, ...).
2. RMFn is always active high.
3. The active edge of RCLKn is selected by the RCK_ES bit (b4, RCF1, ...).
3.1.7 RECEIVER POWER DOWN

Set the R_OFF bit (b5, RCF0,...) to ‘1’ will power down the corresponding receiver.

In this way, the corresponding receive circuit is turned off and the RTIPn/RRINGn pins are forced to High-Z state. The pins on receive system interface (including RDn/RDPn, RDNn/RMFn, RCLKn/RMFn) will be in High-Z state if the RHZ bit (b6, RCF0,...) is ‘1’ or in low level if the RHZ bit (b6, RCF0,...) is ‘0’.

After clearing the R_OFF bit (b5, RCF0,...), it will take 1 ms for the receiver to achieve steady state, i.e., to return to the previous configuration and performance.

3.2 TRANSMIT PATH

3.2.1 TRANSMIT SYSTEM INTERFACE

The data from the system side is input to the device in three modes: Single Rail NRZ Format mode, Dual Rail NRZ Format mode and Dual Rail RZ Format mode, as selected by the T_MD[1:0] bits (b1~0, TCF1,...).

If data is input on TDn in NRZ format and a 2.048 MHz clock is input on TCLKn, the transmit system interface is in Single Rail NRZ Format mode. In this mode, the data is encoded and sampled on the active edge of TCLKn. TMFn is updated on the active edge of TCLKn and can be selected to indicate PRBS/ARB, SAIS, TOC, TLOS or SEXZ. Refer to Section 3.4.7.2 TMFn Indication for the description of TMFn.

If data is input on TDPn and TDNn in NRZ format and a 2.048 MHz clock is input on TCLKn, the transmit system interface is in Dual Rail NRZ Format mode. In this mode, the data is pre-encoded and sampled on the active edge of TCLKn.

If data is input on TDPn and TDNn in RZ format and no transmit clock is input, the transmit system interface is in Dual Rail RZ Format mode. In this mode, the data is pre-encoded. TMFn can be selected to indicate PRBS/ARB, SAIS, TOC, TLOS, SEXZ, SBPV, SEXZ + SBPV or SLOS. Refer to Section 3.4.7.2 TMFn Indication for the description of TMFn. The Tx Clock Recovery block is used to recover the clock signal from the data input on TDPn and TDNn. Refer to Section 3.2.2 Tx Clock Recovery.

Table-3 summarizes the multiplex pin used in different transmit system interface.
3.2.2 **TX CLOCK RECOVERY**

The Tx Clock Recovery is used only when the transmit system interface is in Dual Rail RZ Format mode. When the transmit system interface is in other modes, the Tx Clock Recovery is bypassed automatically.

The Tx Clock Recovery is used to recover the clock signal from the data input on TDPn and TDNn.

3.2.3 **ENCODER**

The Encoder is used only when the transmit system interface is in Single Rail NRZ Format mode. When the transmit system interface is in other modes, the Encoder is bypassed automatically.

The data to be transmitted is encoded by AMI or HDB3 line code rule. The line code rule is selected by the T_CODE bit (b2, TCF1,...).

3.2.4 **WAVEFORM SHAPER**

The IDT82P2521 provides two ways to manipulate the pulse shape before data is transmitted:
- Preset Waveform Template;
- User-Programmable Arbitrary Waveform.

3.2.4.1 **Preset Waveform Template**

The waveform template meets G.703, as shown in Figure-15. It is measured in the near end line side, as shown in Figure-16.

The PULS[3:0] should be set to ‘0000’ if differential signals (output from TTIP and TRING) are coupled to a 75 Ω coaxial cable using Internal Impedance matching mode; the PULS[3:0] should be set to ‘0001’ for other E1 interfaces. Refer to Table-4 for details.
After one of the preset waveform templates is selected, the preset waveform amplitude can be adjusted to get the desired waveform.

The SCAL[5:0] bits (b5~0, SCAL,...) should be set to ‘100001’ to get the standard amplitude. The adjusting is made by increasing or decreasing by ‘1’ from the standard value to scale up or down at a percentage ratio of 3%.

In summary, do the following step by step, the desired waveform will be got based on the preset waveform template:

• Select one preset waveform template by setting the PULS[3:0] bits (b3~0, PULS,...);
• Write ‘100001’ to the SCAL[5:0] bits (b5~0, SCAL,...);
• Write the scaling value to the SCAL[5:0] bits (b5~0, SCAL,...) to scale the amplitude of the selected preset waveform template (this step is optional).

### 3.2.4.2 User-Programmable Arbitrary Waveform

When the PULS[3:0] bits (b3~0, PULS,...) are set to ‘1XXX’, user-programmable arbitrary waveform will be used in the corresponding channel.

Each waveform shape can extend up to \( \frac{1}{4} \) UIs (Unit Interval), and is divided into 20 sub-phases that are addressed by the SAMP[4:0] bits (b4~0, AWG0,...). The waveform amplitude of each phase is represented by a binary byte, within the range from +63 to -63, stored in the WDAT[6:0] bits (b6~0, AWG1,...) in signed magnitude form. The maximum number +63 (D) represents the maximum positive amplitude of the transmit pulse while the most negative number -63 (D) represents the maximum negative amplitude of the transmit pulse. Therefore, up to 20 bytes are used.

There are eight standard templates which are stored in a local ROM. One of them can be selected as reference and made some changes to get the desired waveform.

To do this, the first step is to choose a set of waveform value from the standard templates. The selected waveform shape should be the most similar to the desired waveform shape. Table-5 and Table-6 list the sample data of each template.

Then modify the sample data to get the desired transmit waveform shape. By increasing or decreasing by ‘1’ from the standard value in the SCAL[5:0] bits (b5~0, SCAL,...), the waveform amplitude will be scaled up or down.

In summary, do the following for the write operation:

• Modify the sample data in the AWG1 register;
• Write the AWG0 register to implement the write operation, including:
  - Write the sample address to the SAMP[4:0] bits (b4~0, AWG0,...);
  - Write ‘0’ to the RW bit (b5, AWG0,...);
  - Write ‘1’ to the DONE bit (b6, AWG0,...).

Do the following for the read operation:

• Write the AWG0 register, including:
  - Write sample address to the SAMP[4:0] bits (b4~0, AWG0,...);
  - Write ‘1’ to the RW bit (b5, AWG0,...);
  - Write ‘1’ to the DONE bit (b6, AWG0,...);
• Read the AWG1 register to get the sample data.

When the write operation is completed, write the scaling value to the SCAL[5:0] bits (b5~0, SCAL,...) to scale the amplitude of the selected standard waveform (this step is optional).

When more than one UI is used to compose the waveform template and the waveform amplitude is not set properly, the overlap of the two consecutive waveforms will make the waveform amplitude overflow (i.e., exceed the maximum limitation). This overflow is captured by the DAC_IS bit (b7, INTS0,...) and will be reported by the INT pin if enabled by the DAC_IM bit (b7, INTM0,...).
Refer to application note AN-513 'User-Programmable Arbitrary Waveform for DSX1' for more details.

**Table-5  Transmit Waveform Value for E1 75 ohm**

<table>
<thead>
<tr>
<th>SAMP[4:0]</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
</tr>
</thead>
<tbody>
<tr>
<td>WDAT[6:0]</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
<td>30H</td>
<td>30H</td>
<td>30H</td>
<td>30H</td>
<td>30H</td>
<td>30H</td>
<td>30H</td>
<td>30H</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
</tr>
</tbody>
</table>

**Table-6  Transmit Waveform Value for E1 120 ohm**

<table>
<thead>
<tr>
<th>SAMP[4:0]</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
</tr>
</thead>
<tbody>
<tr>
<td>WDAT[6:0]</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
<td>0FH</td>
<td>3CH</td>
<td>3CH</td>
<td>3CH</td>
<td>3CH</td>
<td>3CH</td>
<td>3CH</td>
<td>3CH</td>
<td>3CH</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
<td>00H</td>
</tr>
</tbody>
</table>
3.2.5 LINE DRIVER

The Line Driver can be set to High-Z for protection or in redundant applications.

The following two ways will set the Line Driver to High-Z:
- Setting the OE pin to low will globally set all the Line Drivers to High-Z;
- Setting the OE bit (b6, TCF0,...) to ‘0’ will set the corresponding Line Driver to High-Z.

By these ways, the functionality of the internal circuit is not affected and TTIpN and TRInGn will enter High-Z state immediately.

3.2.5.1 Transmit Over Current Protection

The Line Driver monitors the Transmit Over Current (TOC) on the line interface. When TOC is detected, the driver’s output (i.e., output on TTIpN/TRInGn) is determined by the THZ_OC bit (b4, TCF0,...). If the THZ_OC bit (b4, TCF0,...) is ‘0’, the driver’s output current (peak to peak) is limited to 100 mA; if the THZ_OC bit (b4, TCF0,...) is ‘1’, the driver’s output will enter High-Z. TOC is indicated by the TOC_S bit (b4, STAT0,...). A transition from ‘0’ to ‘1’ on the TOC_S bit (b4, STAT0,...) or any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the TOC_S bit (b4, STAT0,...) will set the TOC_IS bit (b4, INTS0,...) to ‘1’, as selected by the TOC_IES bit (b4, INTES,...). When the TOC_IS bit (b4, INTS0,...) is ‘1’, an interrupt will be reported by INT if not masked by the TOC_IM bit (b4, INTM0,...).

TOC may be indicated by the TMFn pin. Refer to Section 3.4.7.2 TMFn Indication for details.

3.2.6 TX TERMINATION

The transmit line interface supports Transmit Differential mode and Transmit Single Ended mode, as selected by the T_SING bit (b3, TCF0,...). In Transmit Differential mode, both TTIpN and TRInGn are used to transmit signals to the line side. In Transmit Single Ended mode, only TTIpN is used to transmit signal.

The line interface can be connected with E1 120  Ω twisted pair cable or E1 75  Ω coaxial cable.

The transmit impedance matching is realized by using internal impedance matching or external impedance matching for each channel in different applications.

3.2.6.1 Transmit Differential Mode

In Transmit Differential mode, different applications have different impedance matching. For E1 applications, both Internal and External Impedance Matching are supported.

Internal Impedance Matching circuit uses an internal programmable resistor (IM) only.

External Impedance Matching circuit uses an external resistor (Rt) only.

A twisted pair cable can be connected with a 1:2 (step up) transformer or without a transformer (transformer-less), while a coaxial cable must be connected with a 1:2 transformer.

The T_TERM[2:0] bits (b2~0, TCF0,...) should be set according to different cable conditions, whether a transformer is used, and what kind of Impedance Matching is selected.

Table-7 lists the recommended impedance matching value in different applications. Figure-17 to Figure-19 show the connection for one channel in different applications.

The transformer-less connection will offer a termination option with reduced cost and board space. However, the waveform amplitude is not standard compliant, and surge protection and common mode depression should be enhanced depending on equipment environment.

<table>
<thead>
<tr>
<th>Cable Condition</th>
<th>Internal Impedance Matching</th>
<th>External Impedance Matching</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>T_TERM[2:0]</td>
<td>Rt</td>
</tr>
<tr>
<td>E1 120  Ω twisted pair (with transformer), PULS[3:0]=0001</td>
<td>010</td>
<td>0</td>
</tr>
<tr>
<td>E1 75  Ω coaxial (with transformer), PULS[3:0]=0000</td>
<td>011</td>
<td>0</td>
</tr>
<tr>
<td>E1 120  Ω twisted pair (transformer-less), PULS[3:0]=0001</td>
<td>110</td>
<td>0</td>
</tr>
</tbody>
</table>

(not supported)
3.2.6.2 Transmit Single Ended Mode

Transmit Single Ended mode can only be used in 75 Ω coaxial cable applications.

In Transmit Single Ended mode, only Internal Impedance Matching is supported. Internal Impedance Matching circuit uses an internal programmable resistor (IM) only. The T_TERM[2:0] bits (b2~0, TCF0, ...) should be set to ‘011’. The output amplitude is 4.74 Vpp when PULS[3:0] is ‘0001’ and the SCAL[5:0] bits (b5~0, SCAL, ...) is ‘100001’.  

In Single Ended mode, special care has to be taken for termination and overall setup. Refer to separate application note for details.

A 1:2 (step up) transformer should be used in application.

Figure-20 shows the connection for one channel.

Figure-17 Transmit Differential Line Interface with Twisted Pair Cable (with Transformer)

Figure-18 Transmit Differential Line Interface with Coaxial Cable (with Transformer)

Figure-19 Transmit Differential Line Interface with Twisted Pair Cable (transformer-less, non standard compliant)

Note: In this mode, port protection should be enhanced.

Figure-20 Transmit Single Ended Line Interface with Coaxial Cable (with transformer)

1. The waveform in this mode is not standard. However, if the arbitrary waveform generator is used, the waveform could pass the template marginally.
3.2.7 TRANSMITTER POWER DOWN

Set the T_OFF bit (b5, TCF0,...) to ‘1’ will power down the corresponding transmitter.

In this way, the corresponding transmit circuit is turned off. The pins on the transmit line interface (including TTIPn and TRINGn) will be in High-Z state. The input on the transmit system interface (including TDn, TDPn, TDNn and TCLK) is ignored. The output on the transmit system interface (i.e. TMFn) will be in High-Z state.

After clearing the T_OFF bit (b5, TCF0,...), it will take 1 ms for the transmitter to achieve steady state, i.e., return to the previous configuration and performance.

3.2.8 OUTPUT HIGH-Z ON TTIP AND TRING

TTIPn and TRINGn can be set to High-Z state globally or on a per-channel basis.

The following three conditions will set TTIPn and TRINGn to High-Z state globally:
• Connecting the OE pin to low;
• Loss of MCLK (i.e., no transition on MCLK for more than 1 ms);
• Power on reset, hardware reset by pulling RST to low for more than 2 µs or global software reset by writing the RST register.

The following six conditions will set TTIPn and TRINGn to High-Z state on a per-channel basis:
• Writing ‘0’ to the OE bit (b6, TCF0,...);
• Loss of TCLKn in Transmit Single Rail NRZ Format mode or Transmit Dual Rail NRZ Format mode (i.e., no transition on TCLKn for more than 64 XCLK cycles) except that the channel is in Remote Loopback or transmit internal pattern with XCLK;
• Transmitter power down;
• Per-channel software reset by writing ‘1’ to the CHRST bit (b1, CHCF,...);
• Setting the THZ_OC bit (b4, TCF0,...) to ‘1’ when transmit driver over-current is detected.

---

1. XCLK is derived from MCLK. It is 2.048 MHz .
3.3 JITTER ATTENUATOR (RJA & TJA)

Two Jitter Attenuators are provided for each channel of receiver and transmitter. Each Jitter Attenuator can be enabled or disabled, as determined by the RJA_EN/TJA_EN bit (b3, RJA/TJA,...) respectively.

Each Jitter Attenuator consists of a FIFO and a DPLL, as shown in Figure-21.

![Diagram of Jitter Attenuator]

The FIFO is used as a pool to buffer the jittered input data, then the data is clocked out of the FIFO by a de-jittered clock. The depth of the FIFO can be 32 bits, 64 bits or 128 bits, as selected by the RJA_DP[1:0]/TJA_DP[1:0] bits (b2~1, RJA/TJA,...). Accordingly, the typical delay produced by the Jitter Attenuator is 16 bits, 32 bits or 64 bits. The 128-bit FIFO is used when large jitter tolerance is expected, while the 32-bit FIFO is used in delay sensitive applications.

The DPLL is used to generate a de-jittered clock to clock out the data stored in the FIFO. The DPLL can only attenuate the incoming jitter whose frequency is above Corner Frequency (CF) by 20 dB per decade falling off. The jitter whose frequency is lower than the CF passes through the DPLL without any attenuation. The CF of the DPLL is 6.77 Hz or 0.87 Hz. The CF is selected by the RJA_BW/TJA_BW bit (b0, RJA/TJA,...). The lower the CF is, the longer time is needed to achieve synchronization.

If the incoming data moves faster than the outgoing data, the FIFO will overflow. If the incoming data moves slower than the outgoing data, the FIFO will underflow. The overflow and underflow are both captured by the RJA_IS/TJA_IS bit (b5/6, INTS0,...). The occurrence of overflow or underflow will be reported by the INT pin if enabled by the RJA_IM/TJA_IM bit (b5/6, INTM0,...).

To avoid overflow or underflow, the JA-Limit function can be enabled by setting the RJA_LIMT/TJA_LIMT bit (b4, RJA/TJA,...). When the JA-Limit function is enabled, the speed of the outgoing data will be adjusted automatically if the FIFO is 2-bit close to its full or emptiness. Though the JA-Limit function can reduce the possibility of FIFO overflow and underflow, the quality of jitter attenuation is deteriorated.

3.4 DIAGNOSTIC FACILITIES

The diagnostic facilities include:
- BPV (Bipolar Violation) / CV (Code Violation) detection and BPV insertion;
- EXZ (Excessive Zero) detection;
- LOS (Loss Of Signal) detection;
- AIS (Alarm Indication Signal) detection and generation;
- Pattern generation and detection, including PRBS (Pseudo Random Bit Sequence), ARB (Arbitrary Pattern) and IB (Inband Loopback).

The above defects, alarms or patterns can be counted by an internal Error Counter, indicated by the respective interrupt bit and indicated by RMFn or TMFn.

For diagnostic purposes, loopbacks and channel 0 monitoring can also be implemented.

3.4.1 BIPOLAR VIOLATION (BPV) / CODE VIOLATION (CV) DETECTION AND BPV INSERTION

3.4.1.1 Bipolar Violation (BPV) / Code Violation (CV) Detection

BPV/CV is monitored in both the receive path and the transmit path. BPV is detected when the data is AMI coded and CV is detected when the data is HDB3 coded. If the transmit system interface is in Transmit Single Rail NRZ Format mode, the BPV/CV detection is disabled in the transmit path automatically.

A BPV is detected when two consecutive pulses of the same polarity are received.

A CV is detected when two consecutive BPVs of the same polarity that are not a part of the HDB3 zero substitution are received.

When BPV/CV is detected in the receive path, the Line Bipolar Violation LBPV_IS bit (b4, INTS2,...) will be set and an interrupt will be reported by \texttt{INT} if not masked by the LBPV_IM bit (b4, INTM2,...).

When BPV/CV is detected in the transmit path, the System Bipolar Violation SBPV_IS bit (b5, INTS2,...) will be set and an interrupt will be reported by \texttt{INT} if not masked by the SBPV_IM bit (b5, INTM2,...).

BPV/CV may be counted by an internal Error Counter or may be indicated by the RMFn or TMFn pin. Refer to Section 3.4.6 Error Counter and Section 3.4.7 Receive /Transmit Multiplex Function (RMF / TMF) Indication respectively.

3.4.1.2 Bipolar Violation (BPV) Insertion

The BPV can only be inserted in the transmit path.

A BPV will be inserted on the next available mark in the data stream to be transmitted by writing a “1” to the BPV_INS bit (b6, ERR,...). This bit will be reset once BPV insertion is done.

3.4.2 EXCESSIVE ZEROES (EXZ) DETECTION

EXZ is monitored in both the receive path and the transmit path.

Different line code has different definition of the EXZ. The IDT82P2521 provides two standards of EXZ definition for each kind of line code rule. The standards are ANSI and FCC, as selected by the EXZ_DEF bit (b7, ERR,...). Refer to Table-8 for details.

Table-8 EXZ Definition

<table>
<thead>
<tr>
<th>Line Code Rule</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>ANSI (EXZ_DEF = 0)</td>
<td>An EXZ is detected when any string of more than 15 consecutive ‘0’s are received.</td>
</tr>
<tr>
<td>FCC (EXZ_DEF = 1)</td>
<td>An EXZ is detected when any string of more than 15 consecutive ‘0’s are received.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Line Code Rule</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMI</td>
<td>An EXZ is detected when any string of more than 3 consecutive ‘0’s are received.</td>
</tr>
<tr>
<td>HDB3</td>
<td>An EXZ is detected when any string of more than 3 consecutive ‘0’s are received.</td>
</tr>
</tbody>
</table>

Note:
If the transmit system interface is in Transmit Single Rail NRZ Format mode, the EXZ is detected according to the standard of AMI.

When EXZ is detected in the receive path, the LEXZ_IS bit (b2, INTS2,...) will be set and an interrupt will be reported by \texttt{INT} if not masked by the LEXZ_IM bit (b2, INTM2,...).

When EXZ is detected in the transmit path, the SEXZ_IS bit (b3, INTS2,...) will be set and an interrupt will be reported by \texttt{INT} if not masked by the SEXZ_IM bit (b3, INTM2,...).

EXZ may be counted by an internal Error Counter or may be indicated by the RMFn or TMFn pin. Refer to Chapter 3.4.6 Error Counter and Chapter 3.4.7 Receive /Transmit Multiplex Function (RMF / TMF) Indication respectively.
3.4.3 LOSS OF SIGNAL (LOS) DETECTION

The IDT82P2521 detects three kinds of LOS:
- LLOS: Line LOS, detected in the receive path;
- SLOS: System LOS, detected in the transmit system side;
- TLOS: Transmit LOS, detected in the transmit line side.

3.4.3.1 Line LOS (LLOS)

The amplitude and density of the data received from the line side are monitored. When the amplitude of the data is less than Q Vpp for N consecutive pulse intervals, LLOS is declared. When the amplitude of the data is more than P Vpp and the average density of marks is at least 12.5% for M consecutive pulse intervals starting with a mark, LLOS is cleared. Here Q is defined by the ALOS[2:0] bits (b6~4, LOS,...). P is the sum of Q and 250 mVpp. N and M are defined by the LAC bit (b7, LOS,...). Refer to Table-9 for details.

LLOS detection supports G.775 and ETSI 300233/I.431. The criteria are selected by the LAC bit (b7, LOS,...).

When LLOS is detected, the LLOS_S bit (b0, STAT0,...) will be set. A transition from ‘0’ to ‘1’ on the LLOS_S bit (b0, STAT0,...) or any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the LLOS_S bit (b0, STAT0,...) will set the LLOS_IS bit (b0, INTS0,...) to ‘1’, as selected by the LOS_IES bit (b1, INTES,...). When the LLOS_IS bit (b0, INTS0,...) is ‘1’, an interrupt will be reported by INT if not masked by the LLOS_IM bit (b0, INTM0,...).

Two pins (LLOS0 and LLOS) are dedicated to LLOS indication. Whether LLOS is detected in channel 0 or not, LLOS0 is high for a CLKE1 clock cycle to indicate the channel 0 position on LLOS. LLOS indicates LLOS status of all 22 channels in a serial format and repeats every 22 cycles. Refer to Figure-22. LLOS0 and LLOS are updated on the rising edge of CLKE1. When the clock output on CLKE1 is disabled, LLOS0 and LLOS will be held in High-Z state. The output on CLKE1 is controlled by the CLKE1_EN bit (b3, CLKG) and the CLKE1 bit (b2, CLKG). Refer to section 8.9 on page 129 for CLKE1 timing characteristics.

LLOS may be counted by an internal Error Counter or may be indicated by the RMFn pin. Refer to Section 3.4.6 Error Counter and Section 3.4.7.1 RMFn Indication respectively.

During LLOS, in Receive Single Rail NRZ Format mode, Receive Dual Rail NRZ Format mode and Receive Dual Rail RZ Format mode, RDn and RDPn/RDNn output low level. In Receive Dual Rail Sliced mode RDPn/RDNn still output sliced data. RCLKn (if available) outputs high level or XCLK, as selected by the RCKH bit (b7, RCF0,...).

During LLOS, if any of AIS, pattern generation in the receive path or Digital Loopback is enabled, RDn, RDPn/RDNn and RCLKn output corresponding data and clock, and the setting of the RCKH bit (b7, RCF0,...) is ignored. Refer to the corresponding chapters for details.

1. XCLK is derived from MCLK. It is 2.048 MHz.

### Table-9 LLOS Criteria

<table>
<thead>
<tr>
<th>Operation Mode</th>
<th>LAC</th>
<th>Criteria</th>
<th>LLOS Declaring</th>
<th>LLOS Clearing</th>
</tr>
</thead>
<tbody>
<tr>
<td>E1 0</td>
<td>G.775</td>
<td>below Q Vpp, N = 32 bits</td>
<td>above P Vpp, 12.5% mark density with less than 16 consecutive zeros, M = 32 bits</td>
<td></td>
</tr>
<tr>
<td>E1 1</td>
<td>ETSI 300233/I.431</td>
<td>below Q Vpp, N = 2048 bits</td>
<td>above P Vpp, 12.5% mark density with less than 16 consecutive zeros, M = 32 bits</td>
<td></td>
</tr>
</tbody>
</table>

![Figure-22 LLOS Indication on Pins](image-url)
3.4.3.2 System LOS (SLOS)

SLOS can only be detected when the transmit system interface is in Dual Rail NRZ Format mode or in Dual Rail RZ Format mode.

The amplitude and density of the data input from the transmit system side are monitored. When the input ‘0’s are equal to or more than N consecutive pulse intervals, SLOS is declared. When the average density of marks is at least 12.5% for M consecutive pulse intervals starting with a mark, SLOS is cleared. Here N and M are defined by the LAC bit (b7, LOS,...). Refer to Table-10 for details.

SLOS detection supports G.775 and ETSI 300233/I.431. The criteria are selected by the LAC bit (b7, LOS,...).

When SLOS is detected, the SLOS_S bit (b1, STAT0,...) will be set. A transition from ‘0’ to ‘1’ on the SLOS_S bit (b1, STAT0,...) or any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the SLOS_S bit (b1, STAT0,...) will set the SLOS_IS bit (b1, INTS0,...) to ‘1’, as selected by the LOS_IES bit (b1, INTES,...). When the SLOS_IS bit (b1, INTS0,...) is ‘1’, an interrupt will be reported by INT if not masked by the SLOS_IM bit (b1, INTM0,...).

SLOS may be counted by an internal Error Counter or may be indicated by the TMFn pin. Refer to Section 3.4.6 Error Counter and Section 3.4.7.2 TMFn Indication respectively.

Table-10 SLOS Criteria

<table>
<thead>
<tr>
<th>Operation Mode</th>
<th>LAC</th>
<th>Criteria</th>
<th>SLOS Declaring ¹</th>
<th>SLOS Clearing ¹</th>
</tr>
</thead>
<tbody>
<tr>
<td>E1</td>
<td>0</td>
<td>G.775</td>
<td>no pulse detected for N consecutive pulse intervals, N = 32 bits</td>
<td>12.5% mark density with less than 16 consecutive zeros for M consecutive pulse intervals, M = 32 bits</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>ETSI 300233/ I.431</td>
<td>no pulse detected for N consecutive pulse intervals, N = 2048 bits</td>
<td>12.5% mark density with less than 16 consecutive zeros for M consecutive pulse intervals, M = 32 bits</td>
</tr>
</tbody>
</table>

Note:
¹. System input ports are schmitt-trigger inputs)
### 3.4.3.3 Transmit LOS (TLOS)

The amplitude and density of the data output on the transmit line side are monitored. When the amplitude of the data is less than a certain voltage for a certain period, TLOS is declared. The voltage is defined by the TALOS[1:0] bits (b3~2, LOS,...). The period is defined by the TDLOS[1:0] bits (b1~0, LOS,...). When a valid pulse is detected, i.e., the amplitude is above the setting in the TALOS[1:0] bits (b3~2, LOS,...), TLOS is cleared.

When TLOS is detected, the TLOS_S bit (b2, STAT0,...) will be set. A transition from '0' to '1' on the TLOS_S bit (b2, STAT0,...) or any transition (from '0' to '1' or from '1' to '0') on the TLOS_S bit (b2, STAT0,...) will set the TLOS_IS bit (b2, INTS0,...) to '1', as selected by the TLOS_IES bit (b2, INTES,...). When the TLOS_IS bit (b2, INTS0,...) is '1', an interrupt will be reported by INT if not masked by the TLOS_IM bit (b2, INTM0,...).

TLOS may be counted by an internal Error Counter or may be indicated by the TMFn pin. Refer to Section 3.4.6 Error Counter and Section 3.4.7.2 TMFn Indication respectively.

TLOS can be used to monitor the LOS in the transmit line side between two channels. The connection between the two channels is shown in Figure-23. The two channels can be of the same device or different devices on the premises that the transmit line interfaces are in the same mode and at least the output of one channel is in High-Z state. Table-11 lists each result in this case. In the left two columns, the OE bit (b6, TCF0,...) of the two channels controls the output status in the transmit line side to ensure that at least one channel is in High-Z state. The middle two columns list the internal operation status. In the right two columns, the TLOS_S bit (b2, STAT0,...) of the two channels indicates the TLOS status in the transmit line side.

![Figure-23 TLOS Detection Between Two Channels](image)

#### Table-11 TLOS Detection Between Two Channels

<table>
<thead>
<tr>
<th>Output Status ~ Controlled By the OE Bit</th>
<th>Internal Operation Status</th>
<th>TLOS Status ~ Indicated By the TLOS_S Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel #1</td>
<td>Channel #2</td>
<td>Channel #1</td>
</tr>
<tr>
<td>Normal ~ 1</td>
<td>High-Z ~ 0</td>
<td>Normal</td>
</tr>
<tr>
<td>Normal ~ 1</td>
<td>High-Z ~ 0</td>
<td>Failure</td>
</tr>
<tr>
<td>High-Z ~ 0</td>
<td>Normal ~ 1</td>
<td>(don't-care)</td>
</tr>
<tr>
<td>High-Z ~ 0</td>
<td>Normal ~ 1</td>
<td>Normal</td>
</tr>
<tr>
<td>High-Z ~ 0</td>
<td>High-Z ~ 0</td>
<td>(don't-care)</td>
</tr>
</tbody>
</table>

**Note:**

* The TLOS_S bit (b2, STAT0,...) may not be set if there is any catastrophic failure in the channel.
3.4.4 ALARM INDICATION SIGNAL (AIS) DETECTION AND GENERATION

3.4.4.1 Alarm Indication Signal (AIS) Detection

AIS is monitored in both the receive path and the transmit path.

When the mark density in the received data or in the data input from the transmit system side meets certain criteria, AIS is declared or cleared. In E1 mode, the criteria are in compliance with ITU G.775 or ETSI 300233, as selected by the LAC bit (b7, LOS,...). Refer to Table-12 for details.

Table-12 AIS Criteria

<table>
<thead>
<tr>
<th>AIS Declaring</th>
<th>ITU G.775 for E1 (LAC = 0)</th>
<th>ETSI 300233 for E1 (LAC = 1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Less than 3 zeros are received in each of two consecutive 512-bit data streams.</td>
<td>Less than 3 zeros are received in a 512-bit data stream.</td>
<td></td>
</tr>
</tbody>
</table>

When AIS is detected in the receive path, the LAIS_S bit (b6, STAT1,...) will be set. A transition from ‘0’ to ‘1’ on the LAIS_S bit (b6, STAT1,...) or any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the LAIS_S bit (b6, STAT1,...) will set the LAIS_IS bit (b6, INTS1,...) to ‘1’, as selected by the AIS_IES bit (b6, INTES,...). When the LAIS_IS bit (b6, INTS1,...) is ‘1’, an interrupt will be reported by INT if not masked by the LAIS_IM bit (b6, INTM1,...).

When AIS is detected in the transmit path, the SAIS_S bit (b7, STAT1,...) will be set. A transition from ‘0’ to ‘1’ on the SAIS_S bit (b7, STAT1,...) or any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the SAIS_S bit (b7, STAT1,...) will set the SAIS_IS bit (b7, INTS1,...) to ‘1’, as selected by the AIS_IES bit (b6, INTES,...). When the SAIS_IS bit (b7, INTS1,...) is ‘1’, an interrupt will be reported by INT if not masked by the SAIS_IM bit (b7, INTM1,...).

AIS may be counted by an internal Error Counter or may be indicated by the RMFn or TMFn pin. Refer to Section 3.4.6 Error Counter and Section 3.4.7 Receive /Transmit Multiplex Function (RMF / TMF) Indication respectively.

3.4.4.2 (Alarm Indication Signal) AIS Generation

AIS can be generated automatically in the receive path and the transmit path.

In the receive path, when the ASAIS_LLOS bit (b2, AISG,...) is set, AIS will be generated automatically once LLOS is detected. When the ASAIS_SLOS bit (b3, AISG,...) is set, AIS will be generated automatically once SLOS is detected. When AIS is generated, RDn or RDPn/ RDNn output all ‘1’s. RCLKn (if available) outputs XCLK.

In the transmit path, when the ALAIS_LLOS bit (b0, AISG,...) is set, AIS will be generated automatically once LLOS is detected. When the ALAIS_SLOS bit (b1, AISG,...) is set, AIS will be generated automatically once SLOS is detected. When AIS is generated, TTIPn/TRINGn output all ‘1’s.

AIS generation uses XCLK$^1$ as reference clock.

If pattern (including PRBS, ARB and IB) is generated in the same direction, the priority of pattern generation is higher. The generated pattern will overwrite automatic AIS. Refer to Section 3.4.5.1 Pattern Generation for the output data and clock.

---

1. XCLK is derived from MCLK. It is 2.048 MHz.
3.4.5 PRBS, QRSS, ARB AND IB PATTERN GENERATION AND DETECTION

The pattern includes: Pseudo Random Bit Sequence (PRBS), Quasi- Random Signal Source (QRSS), Arbitrary Pattern (ARB) and Inband Loopback (IB).

3.4.5.1 Pattern Generation

The pattern can be generated in the receive path or the transmit path, as selected by the PG_POS bit (b3, PG,...).

The pattern to be generated is selected by the PG_EN[1:0] bits (b5~4, PG,...).

If PRBS is selected, three kinds of PRBS patterns with maximum zero restriction according to ITU-T O.151 and AT&T TR62411 are provided. They are: \((2^{20} - 1)\) QRSS per O.150-4.5, \((2^{15} - 1)\) PRBS per O.152 and \((2^{11} - 1)\) PRBS per O.150, as selected by the PRBG_SEL[1:0] bits (b1~0, PG,...).

If ARB is selected, the content is programmed in the ARB[23:0] bits (b7~0, ARBH~ARBM~ARBL,...).

If IB is selected, the IB generation is in compliance with ANSI T1.403. The length of the IB code can be 3 to 8 bits, as determined by the IBGL[1:0] bits (b5~4, IBL,...). The content is programmed in the IBG[7:0] bits (b7~0, IBG,...).

The selected pattern is transmitted repeatedly until the PG_EN[1:0] bits (b5~4, PG,...) is set to '00'.

When pattern is generated in the receive path, the reference clock is XCLK or the recovered clock from the received signal, as selected by the PG_CK bit (b6, PG,...). The selected reference clock is also output on RCLKn (if available).

When pattern is generated in the transmit path, the reference clock is XCLK\(^1\) or the transmit clock, as selected by the PG_CK bit (b6, PG,...). The transmit clock refers to the clock input on TCLKn (in Transmit Single Rail NRZ Format mode and in Transmit Dual Rail NRZ Format mode) or the clock recovered from the data input on TDPn and TDNn (in Transmit Dual Rail RZ Format mode).

In summary, do the followings step by step to generate pattern:
• Select the generation direction by the PG_POS bit (b3, PG,...);
• Select the reference clock by the PG_CK bit (b6, PG,...);
• Select the PRBS pattern by the PRBG_SEL[1:0] bits (b1~0, PG,...) when PRBS is to be generated; program the ARB pattern in the ARB[23:0] bits (b7~0, ARBH~ARBM~ARBL,...) when ARB is to be generated; or set the length and the content of the IB code in the IBGL[1:0] bits (b5~4, IBL,...) and in the IBG[7:0] bits (b7~0, IBG,...) respectively when IB is to be generated;
• Set the PG_EN[1:0] bits (b5~4, PG,...) to generate the pattern.

If PRBS or ARB is selected to be generated, the following two steps can be optionally implemented after the pattern is generated:
• Insert a single bit error by writing '1' to the ERR_INS bit (b5, ERR,....);
• Invert the generated pattern by setting the PAG_INV bit (b2, PG,...).

If pattern is generated in the receive path, the generated pattern should be encoded by using AMI HDB3 in Receive Dual Rail NRZ Format mode, Receive Dual Rail RZ Format mode and Receive Dual Rail Sliced mode. The encoding rule is selected by the R_CODE bit (b2, RCF1,...).

If pattern is generated in the transmit path, the generated pattern should be encoded by using AMI HDB3. The encoding rule is selected by the T_CODE bit (b2, TCF1,...).

The pattern generation is shown in Figure-24 and Figure-25.

![Figure-24 Pattern Generation (1)](image)

![Figure-25 Pattern Generation (2)](image)

The priority of pattern generation is higher than that of AIS generation. If they are generated in the same direction, the generated pattern will overwrite the generated AIS.

---

1. XCLK is derived from MCLK. It is 2.048 MHz.
3.4.5.2 Pattern Detection

Data received from the line side or data input from the transmit system side may be extracted for pattern detection. The direction of data extraction is determined by the PD_POS bit (b3, PD, ...). One of PRBS or ARB pattern is selected for detection and IB detection is always active.

If data is extracted from the receive path, before pattern detection the data should be decoded by using AMI / HDB3. The decoding rule is selected by the R_CODE bit (b2, RCF1, ...).

If data is extracted from the transmit path, before pattern detection the data should be decoded by using AMI HDB3 in Transmit Dual Rail NRZ Format mode and Transmit Dual Rail RZ Format mode. The decoding rule is selected by the T_CODE bit (b2, TCF1, ...).

**Pseudo Random Bit Sequence (PRBS) / Arbitrary Pattern (ARB) Detection**

The extracted data can be optionally inverted by the PAD_INV bit (b2, PD, ...) before PRBS/ARB detection.

The extracted data is used to compare with the desired pattern. The desired pattern is re-generated from the extracted data if the desired pattern is \((2^{20} - 1)\) QRSS per O.150-4.5, \((2^{15} - 1)\) PRBS per O.152 or \((2^{11} - 1)\) PRBS per O.150; or the desired pattern is programmed in the ARB[23:0] bits (b7~0, ARBH~ARBM~ARBL, ...). If the desired pattern is ARB, the desired pattern is selected by the PAD_SEL[1:0] bits (b1~0, PD, ...).

In summary, do the following step by step to detect PRBS/ARB:

- Select the detection direction by the PD_POS bit (b3, PD, ...);
- Set the ARB[23:0] bits (b7~0, ARBH~ARBM~ARBL, ...) if the ARB pattern is desired - this step is omitted if the PRBS pattern is desired;
- Select the desired PRBS/ARB pattern by the PAD_SEL[1:0] bits (b1~0, PD, ...).

The priority of decoding, data inversion, pattern re-generation, bit programming and pattern comparison is shown in Figure-26.

**Figure-26 PRBS / ARB Detection**

During comparison, if the extracted data coincides with the re-generated PRBS pattern or the programmed ARB pattern for more than 64-bit hopping window, the pattern is synchronized and the PA_S bit (b5, STAT1, ...) will be set.

In synchronization state, if more than 6 PRBS/ARB errors are detected in a 64-bit hopping window, the pattern is out of synchronization and the PA_S bit (b5, STAT1, ...) will be cleared.

In synchronization state, each mismatched bit will generate a PRBS/ARB error. When a PRBS/ARB error is detected during the synchronization, the ERR_IS bit (b1, INTS2, ...) will be set and an interrupt will be reported by INT if not masked by the ERR_IM bit (b1, INTM2, ...). The PRBS/ARB error may be counted by an internal Error Counter. Refer to Section 3.4.6 Error Counter.

A transition from ‘0’ to ‘1’ on the PA_S bit (b5, STAT1, ...) or any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the PA_S bit (b5, STAT1, ...) will set the PA_IS bit (b5, INTS1, ...) to ‘1’, as selected by the PA_IES bit (b5, INTM1, ...). When the PA_IS bit (b5, INTS1, ...) is ‘1’, an interrupt will be reported by INT if not masked by the PA_IM bit (b5, INTM1, ...).

The PRBS/ARB synchronization status may be indicated by the RMFn or TMFn pin. Refer to Section 3.4.7 Receive / Transmit Multiplex Function (RMF / TMF) Indication.
Inband Loopback (IB) Detection

The IB detection is in compliance with ANSI T1.403.

The extracted data is used to compare with the target IB code. The length of the target activate/deactivate IB code can be 3 to 8 bits, as determined by the IBAL[1:0]/IBDL[1:0] bits (b3~2/b1~0, IBL,...). The content of the target activate/deactivate IB code is programmed in the IBA[7:0]/IBD[7:0] bits (b7~0, IBDA/IBDD,...). Refer to Figure-27.

![Figure-27 IB Detection](image)

During comparison, if the extracted data coincides with the target activate/deactivate IB code with no more than 10^-2 bit error rate for a certain period, the IB code is detected. The period depends on the setting of the AUTOLP bit (b3, LOOP,...).

If the AUTOLP bit (b3, LOOP,...) is '0', Automatic Digital/Remote Loopback is disabled. In this case, when the activate IB code is detected for more than 40 ms, the IBA_S bit (b1, STAT1,...) will be set to indicate the activate IB code detection; when the deactivate IB code is detected for more than 30 ms, the IBD_S bit (b0, STAT1,...) will be set to indicate the deactivate IB code detection.

If the AUTOLP bit (b3, LOOP,...) is '1', Automatic Digital/Remote Loopback is enabled. In this case, when the activate IB code is detected for more than 5.1 seconds, the IBA_S bit (b1, STAT1,...) will be set to indicate the activate IB code detection. The detection of the activate IB code in the receive path will activate Remote Loopback or the detection of the activate IB code in the transmit path will activate Digital Loopback (refer to Section 3.4.8.2 Remote Loopback & Section 3.4.8.3 Digital Loopback). When the deactivate IB code is detected for more than 5.1 seconds, the IBD_S bit (b0, STAT1,...) will be set to indicate the deactivate IB code detection. The detection of the deactivate IB code in the receive path will deactivate Remote Loopback or the detection of the deactivate IB code in the transmit path will deactivate Digital Loopback (refer to Section 3.4.8.2 Remote Loopback & Section 3.4.8.3 Digital Loopback).

A transition from '0' to '1' on the IBA_S/IBD_S bit (b1/b0, STAT1,...) or any transition (from '0' to '1' or from '1' to '0') on the IBA_S/IBD_S bit (b1/b0, STAT1,...) will set the IBA_IS/IBD_IS bit (b1/b0, INTS1,...) to '1' respectively, as selected by the IBIES bit (b0, INTES,...). When the IBA_IS/IBD_IS bit (b1/b0, INTS1,...) is '1', an interrupt will be reported on INT if not masked by the IBA_IM/IBD_IM bit (b1/b0, INTM1,...).

3.4.6 ERROR COUNTER

An internal 16-bit Error Counter is used to count one of the following errors:

- LBPV: BPV/CV detected in the receive path (line side);
- LEXZ: EXZ detected in the receive path (line side);
- LBVP + LEXZ: BPV/CV and EXZ detected in the receive path (line side);
- SBPV: BPV/CV detected in the transmit path (system side) (disabled in Transmit Single Rail NRZ Format mode);
- SEXZ: EXZ detected in the transmit path (system side);
- SBPV + SEXZ: BPV/CV and EXZ detected in the transmit path (system side) (disabled in Transmit Single Rail NRZ Format mode);
- PRBS/ARB error.

The CNT_SEL[2:0] bits (b4~2, ERR,...) select one of the above errors to be counted.

The Error Counter is buffered. It is updated automatically or manually, as determined by the CNT_MD bit (b1, ERR,...).

The Error Counter is accessed by reading the ERRCH and ERRCL registers.

3.4.6.1 Automatic Error Counter Updating

When the CNT_MD bit (b1, ERR,...) is '1', the Error Counter is updated every one second automatically.

The one-second timer uses MCLK as clock reference. The expiration of each one second will set the TMOV_S bit (b0, INTTM) and induce an interrupt reported by INT if not masked by the TMOV_IM bit (b0, GCF).

When each one second expires, the Error Counter transfers the accumulated error numbers to the ERRCH and ERRCL registers and the Error Counter will be cleared to start a new round counting. The ERRCH and ERRCL registers should be read in the next second, otherwise they will be overwritten.

When the ERRCH and ERRCL registers are all '1's and there is still error to be accumulated, the registers will be overflowed. The overflow is indicated by the CNTOV_S bit (b0, INTS2,...) and will induce an interrupt reported by INT if not masked by the CNTOV_IM bit (b0, INTM2,...).

The process of automatic Error Counter updating is illustrated in Figure-28.
3.4.6.2 Manual Error Counter Updating

When the CNT_MD bit (b1, ERR,...) is ‘0’, the Error Counter is updated manually.

When there is a transition from ‘0’ to ‘1’ on the CNT_STOP bit (b0, ERR,...), the Error Counter transfers the accumulated error numbers to the ERRCH and ERRCL registers and the Error Counter will be cleared to start a new round counting. The ERRCH and ERRCL registers should be read in the next round of error counting, otherwise they will be overwritten.

When the ERRCH and ERRCL registers are all ‘1’s and there is still error to be accumulated, the registers will be overflowed. The overflow is indicated by the CNTOV_IS bit (b0, INTS2,...) and will induce an interrupt reported by INT if not masked by the CNTOV_IM (b0, INTM2,...).

The process of manual Error Counter updating is illustrated in Figure-29.

Figure-28 Automatic Error Counter Updating

Figure-29 Manual Error Counter Updating
3.4.7 RECEIVE/TRANSMIT MULTIPLEX FUNCTION (RMF/TMF) INDICATION

3.4.7.1 RMFn Indication

In Receive Single Rail NRZ Format mode, the RDNn/RMFn pin is used as RMFn. In Receive Dual Rail Sliced mode, the RCLKn/RMFn pin is used as RMFn. Refer to Table-2 Multiplex Pin Used in Receive System Interface for details.

Table-13 RMFn Indication

<table>
<thead>
<tr>
<th>RMF_DEF[2:0]</th>
<th>Indication On RMF</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>PRBS/ARB</td>
<td>RMFn can indicate the status of PRBS/ARB, LAIS, LEXZ, LBPV, LEXZ + LBPV, LLOS, output recovered clock (RCLK) or XOR output of positive and negative sliced data, as selected by the RMF_DEF[2:0] bits (b7~5, RCF1,...). Refer to Table-13 for details.</td>
</tr>
<tr>
<td>001</td>
<td>Line Alarm Indication Signal (LAIS)</td>
<td>RMFn is high if AIS is detected in the receive path and low if it is cleared. This indication corresponds to the LAIS_S bit (b6, STAT1,...). Refer to Section 3.4.4 Alarm Indication Signal (AIS) Detection and Generation.</td>
</tr>
<tr>
<td>010</td>
<td>XOR result of positive and negative sliced data</td>
<td>RMFn outputs XOR data of positive and negative sliced data.</td>
</tr>
<tr>
<td>011</td>
<td>recovered clock (RCLK)</td>
<td>RMFn outputs the recovered clock as RCLKn. All the description about RCLKn is applicable for RMFn.</td>
</tr>
<tr>
<td>100</td>
<td>Line Excessive Zeroes (LEXZ)</td>
<td>RMFn goes high for a E1 clock cycle if an EXZ is detected in the receive path, otherwise it is low. Refer to Section 3.4.2 Excessive Zeroes (EXZ) Detection.</td>
</tr>
<tr>
<td>101</td>
<td>Line Bipolar Violation (LBPV)</td>
<td>RMFn goes high for a E1 clock cycle if a BPV/CV is detected in the receive path, otherwise it is low. Refer to Section 3.4.1 Bipolar Violation (BPV) / Code Violation (CV) Detection and BPV Insertion.</td>
</tr>
<tr>
<td>110</td>
<td>LEXZ + LBPV</td>
<td>RMFn goes high for a E1 clock cycle if an EXZ or a BPV/CV is detected in the receive path, otherwise it is low.</td>
</tr>
<tr>
<td>111</td>
<td>Line Loss of Signal (LLOS)</td>
<td>RMFn is high if LOS is detected in the receive path and low if it is cleared. This indication corresponds to the LLOS_S bit (b0, STAT0,...). Refer to Section 3.4.3.1 Line LOS (LLOS).</td>
</tr>
</tbody>
</table>
3.4.7.2 TMFn Indication

In Transmit Single Rail NRZ Format mode and Transmit Dual Rail RZ Format mode, the TDNn/TMFn pin is used as TMFn. Refer to Table-3 Multiplex Pin Used in Transmit System Interface for details.

Table-14 TMFn Indication

<table>
<thead>
<tr>
<th>TMF_DEF[2:0]</th>
<th>Indication On TMF</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>PRBS/ARB</td>
<td>TMFn is high if PRBS/ARB is detected in synchronization in the transmit path. During the synchronization, TMFn goes low for a E1 clock cycle if a PRBS/ARB error is detected. TMFn is low if PRBS/ARB is out of synchronization.</td>
</tr>
<tr>
<td>001</td>
<td>System Alarm Indication Signal (SAIS)</td>
<td>TMFn is high if AIS is detected in the transmit path and low if it is cleared. This indication corresponds to the SAIS_S bit (b7, STAT1,...). Refer to Section 3.4.4 Alarm Indication Signal (AIS) Detection and Generation.</td>
</tr>
<tr>
<td>010</td>
<td>Transmit Over Current (TOC)</td>
<td>TMFn is high if transmit over current is detected and low if it is cleared. This indication corresponds to the TOC_S bit (b4, STAT0,...). Refer to Section 3.2.5.1 Transmit Over Current Protection.</td>
</tr>
<tr>
<td>011</td>
<td>Transmit Loss of Signal (TLOS)</td>
<td>TMFn is high if LOS is detected in the transmit line side and low if it is cleared. This indication corresponds to the TLOS_S bit (b2, STAT0,...). Refer to Section 3.4.3.3 Transmit LOS (TLOS).</td>
</tr>
<tr>
<td>100</td>
<td>System Excessive Zeros (SEXZ)</td>
<td>TMFn goes high for a E1 clock cycle if an EXZ is detected in the transmit path, otherwise it is low. Refer to Section 3.4.2 Excessive Zeros (EXZ) Detection</td>
</tr>
<tr>
<td>101</td>
<td>System Bipolar Violation (SBPV) *</td>
<td>TMFn goes high for a E1 clock cycle if a BPV/CV is detected in the transmit path, otherwise it is low. Refer to Section 3.4.1 Bipolar Violation (BPV) / Code Violation (CV) Detection and BPV Insertion.</td>
</tr>
<tr>
<td>110</td>
<td>System Excessive Zeros (SEXZ) + System Bipolar Violation (SBPV) *</td>
<td>TMFn goes high for a E1 clock cycle if an EXZ or a BPV/CV is detected in the transmit path, otherwise it is low.</td>
</tr>
<tr>
<td>111</td>
<td>System Loss of Signal (SLOS) *</td>
<td>TMFn is high if LOS is detected in the transmit system side and low if it is cleared. This indication corresponds to the SLOS_S bit (b1, STAT0,...). Refer to Section 3.4.3.2 System LOS (SLOS).</td>
</tr>
</tbody>
</table>

Note:
* In Transmit Single Rail NRZ Format mode, the corresponding indication is disabled and the corresponding setting is reserved.

TMFn can indicate the status of PRBS/ARB, SAIS, TOC, TLOS, SEXZ, SBPV, SEXZ + SBPV or SLOS, as selected by the TMF_DEF[2:0] bits (b7~5, TCF1, ...). However, the indication of SBPV, SEXZ + SBPV and SLOS is disabled automatically in Transmit Single Rail NRZ Format mode. Refer to Table-14 for details.
3.4.8 LOOPBACK

There are four kinds of loopback:
- Analog Loopback
- Remote Loopback
- Digital Loopback
- Dual Loopback

Refer to Figure-1 for loopback location.

3.4.8.1 Analog Loopback

Analog Loopback is enabled by the ALP bit (b0, LOOP,...). The data stream to be transmitted on the TTIPn/TRINGn pins is internally looped to the RTIPn/RRINGn pins.

In Analog Loopback mode, the data stream to be transmitted is still output to the line side, while the data stream received from the line side is covered by the Analog Loopback data.

Anytime when Analog Loopback is set, the other loopbacks (i.e., Digital Loopback and Remote Loopback) are disabled.

In Analog Loopback, the priority of the diagnostic facilities in the receive path is: pattern generation > looped data. AIS generation is disabled in both the receive path and the transmit path. Refer to Figure-30.

![Figure-30 Priority Of Diagnostic Facilities During Analog Loopback](image-url)
### 3.4.8.2 Remote Loopback

Remote Loopback can be configured manually or automatically. Either manual Remote Loopback configuration or automatic Remote Loopback configuration will enable Remote Loopback.

Manual Remote Loopback is enabled by the RLP bit (b1, LOOP,...). Automatic Remote Loopback is enabled when the pattern detection is assigned in the receive path (i.e., the PD_POS bit (b3, PD,...) is ‘0’) and the AUTOLP bit (b3, LOOP,...) is ‘1’. The corresponding channel will enter Remote Loopback when the activate IB code is detected in the receive path for more than 5.1 sec.; and will return from Remote Loopback when the deactivate IB code is detected in the receive path for more than 5.1 sec. Refer to section Inband Loopback (IB) Detection on page 49 for details. When automatic Remote Loopback is active, setting the AUTOLP bit (b3, LOOP,...) back to ‘0’ will also stop automatic Remote Loopback. The setting of the PD_POS bit (b3, PD,...) should not be changed during automatic Remote Loopback. The AUTOLP_S bit (b7, STAT0,...) indicates the automatic Remote Loopback status.

In Remote Loopback mode, the data stream output from the RJA (if enabled) is internally looped to the Waveform Shaper. The data stream received from the line side is still output to the system side, while the data stream input from the system side is covered by the Remote Loopback data and the status on TCLKn does not affect the Remote Loopback. However, the BPV/CV, EXZ, SLOS, AIS and pattern detection in the transmit path still monitors the data stream input from the system side.

In Remote Loopback mode, the priority of the diagnostic facilities in the receive path is: pattern generation > AIS generation; the priority of the diagnostic facilities in the transmit path is: pattern generation > looped data. AIS generation is disabled in the transmit path. Refer to Figure-31.

### Figure-31 Priority Of Diagnostic Facilities During Manual Remote Loopback
3.4.8.3 Digital Loopback

The Digital Loopback can be configured manually or automatically. Either manual Digital Loopback configuration or automatic Digital Loopback configuration will enable Digital Loopback.

Manual Digital Loopback is enabled by the DLP bit (b2, LOOP,…).

Automatic Digital Loopback is enabled when the pattern detection is assigned in the transmit path (i.e., the PD_POS bit (b3, PD,...) is ‘1’) and the AUTOLP bit (b3, LOOP,...) is ‘1’. The corresponding channel will enter Digital Loopback when the activate IB code is detected in the transmit path for more than 5.1 sec.; and will return from Digital Loopback when the deactivate IB code is detected in the transmit path for more than 5.1 sec. Refer to section Inband Loopback (IB) Detection on page 49 for details. When automatic Digital Loopback is active, setting the AUTOLP bit (b3, LOOP,...) back to ‘0’ will also stop automatic Digital Loopback. The setting of the PD_POS bit (b3, PD,...) should not be changed during automatic Digital Loopback. The AUTOLP_S bit (b7, STAT0,...) indicates the automatic Digital Loopback status.

In Digital Loopback mode, the data stream output from the TJA (if enabled) is internally looped to the Decoder (if enabled). The data stream to be transmitted is still output to the line side, while the data stream received from the line side is covered by the Digital Loopback data. However, LLOS and AIS detection in the receive path still monitors the data stream received from the line side.

In Digital Loopback mode, the priority of the diagnostic facilities in the receive path is: pattern generation > looped data; the priority of the diagnostic facilities in the transmit path is: pattern generation > looped data > AIS generation. AIS generation is disabled in the receive path.

*Figure-32 Priority Of Diagnostic Facilities During Digital Loopback*
3.4.8.4 Dual Loopback

Dual Loopback refers to the simultaneous implementation of Remote Loopback and Digital Loopback. Two kinds of combinations are supported:


Note that when Digital Loopback is active, automatic Remote Loopback is unavailable as the pattern detection is within the digital loop.

In Dual Loopback mode, the data stream received from the line side outputs from the RJA (if enabled), loops to the Waveform Shaper internally and does not output to the system side. The data stream to be transmitted from the system side outputs from the TJA (if enabled), loops to the Decoder (if enabled) internally and does not output to the line side. LLOS, AIS detection in the receive path monitors the data stream received from the line side. The BPV/CV, EXZ and pattern detection in the receive path monitors the digital looped data. The BPV/CV, EXZ, SLOS, AIS and pattern detection in the transmit path monitors the data stream input from the system side.

**Manual Remote Loopback + Manual Digital Loopback**

This combination of Dual Loopback is enabled when both manual Remote Loopback and manual Digital Loopback are enabled. Manual Remote Loopback is enabled by the RLP bit (b1, LOOP,...). Manual Digital Loopback is enabled by the DLP bit (b2, LOOP,...).

In this condition, the priority of the diagnostic facilities in the receive path is: pattern generation > digital looped data; the priority of the diagnostic facilities in the transmit path is: remote looped data > pattern generation. AIS generation is disabled in both the receive path and the transmit path.

Refer to Figure-33.

**Manual Remote Loopback + Automatic Digital Loopback**

This combination of Dual Loopback is enabled when both manual Remote Loopback and automatic Digital Loopback are enabled. Manual Remote Loopback is enabled by the RLP bit (b1, LOOP,...). Automatic Digital Loopback is enabled when the pattern detection is assigned in the transmit path (i.e., the PD_POS bit (b3, PD,...) is ‘1’) and the AUTOLP bit (b3, LOOP,...) is ‘1’. The corresponding channel will enter Digital Loopback when the activate IB code is detected in the transmit path for more than 5.1 sec.; and will return from Digital Loopback when the deactivate IB code is detected in the transmit path for more than 5.1 sec. Refer to section Inband Loopback (IB) Detection on page 49 for details. When automatic Digital Loopback is active, setting the AUTOLP bit (b3, LOOP,...) back to ‘0’ will also stop automatic Digital Loopback. The setting of the PD_POS bit (b3, PD,...) should not be changed during automatic Digital Loopback. The AUTOLP_S bit (b7, STAT0,...) indicates the automatic Digital Loopback status.

In this condition, the priority of the diagnostic facilities in the receive path is: pattern generation > digital looped data. AIS generation in both the receive path and the transmit path, the pattern generation in the transmit path are disabled.

Refer to Figure-34.
Figure-33  Priority Of Diagnostic Facilities During Manual Remote Loopback + Manual Digital Loopback

Figure-34  Priority Of Diagnostic Facilities During Manual Remote Loopback + Automatic Digital Loopback
3.4.9 CHANNEL 0 MONITORING

Channel 0 is a special channel. It can be used in normal operation as the other 21 channels, or it can be used as a monitoring channel. Channel 0 supports G.772 Monitoring and Jitter Measurement.

3.4.9.1 G.772 Monitoring

Selected by the MON[5:0] bits (b5~0, MON), any receiver or transmitter of the other 21 channels can be monitored by channel 0 (as shown in Figure-35).

When the G.772 Monitoring is implemented (the MON[5:0] bits (b5~0, MON) is not '0'), the registers of the receiver of channel 0 should be the same as those of the selected receiver /transmitter except the line interface related registers.

Once the G.772 Monitoring is implemented, the receiver of channel 0 switches to External Impedance Matching mode automatically, and the setting in the R_TERM[2:0] bits (b2~0, RCF0,...) of channel 0 is ignored.

During the G.772 Monitoring, channel 0 processes as normal after data is received from the selected path and the operation of the monitored path is not effected.

The signal which is monitored goes through the Clock & Data Recovery of monitoring channel (channel 0). The monitored clock can output on RCLK0. The monitored data can be observed digitally on the output pin of RCLK0, RD0/RDP0 and RDN0. LOS detector is still in use in channel 0 for the monitored signal.

In monitoring mode, channel 0 can be configured to Remote Loopback. The signal which is being monitored will output on TTIP0 and TRING0. The output signal can then be connected to a standard test equipment for non-intrusive monitoring.

![Figure-35 G.772 Monitoring](image-url)
3.4.9.2 Jitter Measurement (JM)

The RJA of channel 0 consists of a Jitter Measurement (JM) module. When the RJA is enabled in channel 0, the JM is used to measure the positive and negative peak value of the demodulated jitter signal of the received data stream. The bandwidth of the measured jitter is selected by the JM_BW bit (b0, JM).

The greatest positive peak value monitored in a certain period is indicated by the JIT_PH and JIT_PL registers, while the greatest negative peak value monitored in the same period is indicated by the JIT_NH and JIT_NL registers. The relationship between the greatest positive/negative peak value and the indication in the corresponding registers is:

- Positive Peak = \[\text{JIT\_PH, JIT\_PL} / 16 \text{ (Ulpp)}\];
- Negative Peak = \[\text{JIT\_NH, JIT\_NL} / 16 \text{ (Ulpp)}\].

The period is determined by the JM_MD bit (b1, JM).

When the JM_MD bit (b1, JM) is ‘1’, the period is one second automatically. The one-second timer uses MCLK as clock reference. The expiration of each one second will set the TMOV_IS bit (b0, INTTM) and induce an interrupt reported by INT if not masked by the TMOV_IM bit (b0, GCF). The TMOV_IS bit (b0, INTTM) is cleared after a ‘1’ is written to this bit. When each one second expires, internal buffers transfer the greatest positive/negative peak value accumulated in this one second to the JIT_PH and JIT_PL / JIT_NH and JIT_NL registers respectively and the internal buffers will be cleared to start a new round measurement. The registers should be read in the next second, otherwise they will be overwritten. Refer to Figure-36 for the process.

When the JM_MD bit (b1, JM) is ‘0’, the period is controlled by the JM_STOP bit (b2, JM) manually. When there is a transition from ‘0’ to ‘1’ on the JM_STOP bit (b2, JM), the internal buffers transfer the greatest positive/negative peak value accumulated in this period to the JIT_PH and JIT_PL / JIT_NH and JIT_NL registers respectively and the internal buffers will be cleared to start a new round measurement. The registers should be read in the next round of jitter measurement, otherwise they will be overwritten. Refer to Figure-37 for the process.
3.5 CLOCK INPUTS AND OUTPUTS

The IDT82P2521 provides two kinds of clock outputs:
- Free running clock outputs on CLKE1
- Receiver clock outputs on REFA and REFB
  - selected from any of the 22 recovered line clocks
  - driven by MCLK (free running)
  - driven by external CLKA/CLKB input

A Frequency Synthesizer is also available to scale REFA to 8 different frequencies.

The following Clock Inputs are provided:
- MCLK as programmable reference timing for the IDT82P2521.
- CLKA and CLKB as optional input clock source for REFA and REFB respectively

3.5.1 FREE RUNNING CLOCK OUTPUTS ON CLKE1

An internal clock generator uses MCLK as reference to generate all the clocks required by internal circuits and CLKE1 outputs. MCLK is a stable jitter-free\(^1\) clock input with ±50 ppm accuracy. The clock frequency of MCLK is 2.048 X N MHz (1 ≤ N ≤ 8, N is an integer number), as determined by MCKSEL[3:0]. Refer to Chapter 2 Pin Description for details.

The outputs on CLKE1 is free running (locking to MCLK). The output of CLKE1 is determined by the CLKE1_EN bit (b3, CLKG) and the CLKE1 bit (b2, CLKG). Refer to Table-15.

<table>
<thead>
<tr>
<th>Control Bits</th>
<th>Clock Output On CLKE1</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKE1_EN</td>
<td>CLKE1</td>
</tr>
<tr>
<td>0</td>
<td>(don’t-care)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>

1. Jitter is no more than 0.001 UI.

---
3.5.2 CLOCK OUTPUTS ON REFA/REFB

The outputs on REFA and REFB can be enabled or disabled, as determined by the REFA_EN bit (b6, REFA) and the REFB_EN bit (b6, REFB) respectively.

When the output is disabled, REFA/REFB is in High-Z state.

When the output is enabled, the output of REFA and REFB varies in different operations. Refer to below for detailed description. Refer to Figure-38 and Figure-39 for an overview of REFA and REFB output options in normal operation.

3.5.2.1 REFA/REFB in Clock Recovery Mode

In this mode (default), the clock of REFA and REFB is derived from the recovered clock of one of the 22 channels as selected by the REFA[4:0] bits (b4~0,REFA) and REFB[4:0] bits (b4~0,REFB). Determined by the FS_BYPAS bit (b4, REFCF) a Frequency Synthesizer can be enabled for REFA (refer to Section 3.5.2.2 Frequency Synthesizer for REFA Clock Output). If the Frequency Synthesizer is disabled, REFA will output the recovered 2.048 MHz clock depending on the line mode of the selected channel. REFB output the recovered 2.048 MHz clock depending on the line mode of the selected channel.

The recovered line clock can be output to REFA and REFB before or after it passed the receive Jitter Attenuator (RJA) selected by the JA_BYPAS bit (b6, REFCF).

3.5.2.2 Frequency Synthesizer for REFA Clock Output

For REFA a Frequency Synthesizer can be enabled or bypassed (default) as selected by FS_BYPASS bit (b4, REFCF). The output frequency is selected by the FREQ[2:0] bits (b2~0, REFCF). Frequencies supported are 8 KHz, 64 KHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 19.44 MHz or 32.768 MHz.

3.5.2.3 Free Run Mode for REFA Clock Output

REFA can also be selected to provide a free running clock locked to MCLK. To enable this mode the Frequency Synthesizer has to be enabled by setting the FS_BYPAS bit (b4, REFCF) to ‘0’, and the FREE bit (b3, REFCF) has to be set to ‘1’. REFA will provide a frequency selected by the FREQ[2:0] bits (b2~0, REFCF) which is a free running clock locked to MCLK.

3.5.2.4 REFA/REFB Driven by External CLKA/CLKB Input

In this mode, the clock of REFA and REFB is driven from an external clock input of CLKA and CLKB respectively. CLKA and CLKB are selected as an input source by setting REFA[4:0] bits (b4~0, REFA) and REFB[4:0] bits (b4~0, REFB) to any value from ‘11101’ to ‘11111’. CLKA and CLKB are an external E1 (2.048 MHz) Clock Input. The CKA_E1 bit (b5, REFA) and CKB_E1 bit (b5, REFB) should be set to match the input clock frequency.

Determined by the FS_BYPASS bit (b4, REFCF), a Frequency Synthesizer can be enabled for REFA (refer to Section 3.5.2.2 Frequency Synthesizer for REFA Clock Output). If the Frequency Synthesizer is disabled, REFA and REFB will output the 2.048 MHz clock.

3.5.2.5 REFA and REFB in Loss of Signal (LOS) or Loss of Clock Condition

If the recovered clock of one of the 22 channels is selected as the clock source for REFA and REFB (refer to Section 3.5.2.1 REFA/REFB in Clock Recovery Mode) and Line LOS (LLOS) is detected in the corresponding channel, the state of output on REFA and REFB can be selected by the REFH bit (b5, REFCF). If REFH is set to ‘1’, REFA and REFB will output a high level in case of LLOS. If REFH is set to ‘0’ and LLOS is detected, REFA and REFB clock outputs will be locked to MCLK while the selected clock frequency will remain unchanged.

LLOS condition is set when LLOS_S bit (b0, STAT0) is ‘1’. Refer to Section 3.4.3.1 Line LOS (LLOS).

Refer to Figure-40 for a detailed overview of REFA output in case of LLOS. REFB output option is only determined by the REFH bit (b5, REFCF) to be locked to MCLK or set to high level output.

If CLKA is selected as the clock source for REFA (refer to Section 3.5.2.4 REFA/REFB Driven by External CLKA/CLKB Input) and there is no clock input on CLKA for more than 8 E1 clock cycles if E1 mode is selected (i.e. CKA_E1 bit (b5, REFA) is ‘1’), the state of the REFA output is determined by the FS_BYPASS bit (b4, REFCF) and the FREE bit (b3, REFCF). In case the Frequency Synthesizer is disabled (i.e. FS_BYPASS bit (b4, REFCF) is ‘0’), REFA will output a high level. If the Frequency Synthesizer is enabled and the FREE bit (b3, REFCF) is set to ‘0’, REFA will output a high level. If the Frequency Synthesizer is enabled and the FREE bit (b3, REFCF) is set to ‘1’, REFA will be locked to MCLK.

Refer to Figure-41 for a detailed overview of REFA output in case of loss of CLKA.

If CLKB is selected as the clock source for REFB (refer to section Section 3.5.2.4 REFA/REFB Driven by External CLKA/CLKB Input) and there is no clock input on CLKB for more than 8 E1 clock cycles if E1 mode is selected (i.e. CKB_E1 bit (b5, REFB) is ‘1’), the output on REFB is determined by the REFH bit (b5, REFCF). If REFH is set to ‘1’, REFB will output a high level. If REFH is set to ‘0’, the REFB clock output will be locked to MCLK.
Recovered clock of one of the 22 channels

\[ \text{JA\_BYPAS} = 1 \? \]
\[ \text{No} \]
\[ \text{Clock is derived from the output of RJA} \]

\[ \text{Yes} \]
\[ \text{Clock is derived from the output of Rx Clock & Data Recovery} \]

\[ \text{selected by REFA}[4:0] \]

\[ \text{FS\_BYPAS} = 1 ? \]
\[ \text{No} \]
\[ \text{Pass through a Frequency Synthesizer} \]

\[ \text{FREE} = 1 ? \]
\[ \text{No} \]
\[ \text{Output on REFA is free running (locked to MCLK). The frequency is programmed in FREQ}[2:0]. * \]

\[ \text{Yes} \]
\[ \text{Output on REFA is locked to the selected clock source. The frequency is programmed in FREQ}[2:0]. * \]

\[ \text{Note *: '000' and '011' are reserved for FREQ}[2:0] \text{ when REFA is free running.} \]

\text{Figure-38 REFA Output Options in Normal Operation}
Recovered clock of one of the 22 channels

JA_BYPAS = 1 ?
No
Clock is derived from the output of RJA
Clock is derived from the output of Rx Clock & Data Recovery

selected by REFB[4:0]

Output on REFB

Figure-39  REFB Output Options in Normal Operation

In LLOS condition.

FS_BYPAS = 1 ?
No
Pass through a Frequency Synthesizer.

Yes
FREE = 1 ?
No
REFH = 1 ?
Yes
Yes
Output on REFA is free running (locked to MCLK). The frequency is programmed in FREQ[2:0] *.
Output high level.

Yes
Output on REFA is free running (locked to MCLK). The frequency is 2.048 MHz.

Yes
No
REFH = 1 ?

No

Note *: '000' and '011' are reserved for FREQ[2:0] when REFA is free running.

Figure-40  REFA Output in LLOS Condition (When RCLKn Is Selected)
No clock input on CLKA.

FS_BYPAS = 1 ?
No
Pass through a Frequency Synthesizer.
Yes

FREE = 1 ?
Yes
Output on REFA is free running (locked to MCLK).
The frequency is programmed in FREQ[2:0] *.
No
Output high level.

Note *: '000' and '011' are reserved for FREQ[2:0] when REFA is free running.

Figure-41  REFA Output in No CLKA Condition (When CLKA Is Selected)
3.5.3 MCLK, MASTER CLOCK INPUT

MCLK provides a stable reference timing for the IDT82P2521. MCLK should be a jitter-free\(^1\) clock with ±50 ppm accuracy. The clock frequency of MCLK is set by pins MCKSEL[3:0] and can be \( N \times 2.048 \) MHz with \( 1 \leq N \leq 8 \) (\( N \) is an integer number). Refer to MCKSEL[3:0] pin description for details.

If there is a loss of MCLK (duty cycle is less than 30% for 10 \( \mu \)s), the device will enter power down. In this case, both the receive and transmit circuits are turned off. The pins on the line interface will be in High-Z state. The pins on receive system interface will be in High-Z state or in low level, as selected by the RHZ bit (b6, RCF0,...). The input on the transmit system interface is ignored and the output on the transmit system interface will be in High-Z state. Refer to Section 3.1.7 Receiver Power Down and Section 3.2.7 Transmitter Power Down for details.

If MCLK recovers after loss of MCLK the device will be reset automatically.

3.5.4 XCLK, INTERNAL REFERENCE CLOCK INPUT

XCLK is derived from MCLK. For the respective channel, it is 2.048 MHz. XCLK is used as selectable reference clock for
- pattern /AIS generation
- RCLKn in LLLO
- Loss of TCLKn to determine Transmit Output High-Z.

---

\(^1\) Jitter is no more than 0.001 UI.
3.6 INTERRUPT SUMMARY

There are altogether 20 kinds of interrupt sources as listed in Table-16. Among them, No.1 to No.19 are per-channel interrupt sources, while No. 20 is a global interrupt source.

For interrupt sources from No.1 to No.10, the occurrence of the event will cause the corresponding Status bit to be set to ‘1’. And selected by the Interrupt Trigger Edges Select bit, either a transition from ‘0’ to ‘1’ or any transition from ‘0’ to ‘1’ or from ‘1’ to ‘0’ of the Status bit will cause the Interrupt Status bit to be set to ‘1’, which indicates the occurrence of an interrupt event.

For interrupt sources from No.11 to No.20, the occurrence of the event will cause the corresponding Interrupt Status Bit to be set to ‘1’.

All the interrupt can be masked by the GLB.IM bit (b1, GCF) globally or by the corresponding interrupt mask bit individually. For all the interrupt sources, if not masked, the occurrence of the interrupt event will trigger an interrupt indicated by the INT pin. For per-channel interrupt sources, if not masked, the occurrence of the interrupt event will also cause the corresponding INT.CHn bit (INCH1~4) to be set ‘1’.

An interrupt event is cleared by writing ‘1’ to the corresponding Interrupt Status bit. The INT.CHn bit (INCH1~4) will not be cleared until all the interrupts in the corresponding channel are acknowledged. The INT pin will be inactive until all the interrupts are acknowledged. Refer to Figure-42 for interrupt service flow.

### Table-16 Interrupt Summary

<table>
<thead>
<tr>
<th>No.</th>
<th>Interrupt Source</th>
<th>Status Bit</th>
<th>Interrupt Trigger Edges Select Bit</th>
<th>Interrupt Status Bit</th>
<th>Interrupt Mask Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>TCLKn is missing.</td>
<td>TCKLOS_S (b3, STAT0,...)</td>
<td>TCKLOS_IES (b3, INTES,...)</td>
<td>TCKLOS_IS (b3, INTSO,...)</td>
<td>TCKLOS.IM (b3, INTMO,...)</td>
</tr>
<tr>
<td>2</td>
<td>LLOS is detected.</td>
<td>LLOS_S (b0, STAT0,...)</td>
<td>LOS_IES (b1, INTES,...)</td>
<td>LLOS.IS (b0, INTSO,...)</td>
<td>LLOS.IM (b0, INTMO,...)</td>
</tr>
<tr>
<td>3</td>
<td>SLOS is detected.</td>
<td>SLOS_S (b1, STAT0,...)</td>
<td>LOS_IES (b1, INTES,...)</td>
<td>SLOS.IS (b1, INTSO,...)</td>
<td>SLOS.IM (b1, INTMO,...)</td>
</tr>
<tr>
<td>4</td>
<td>TLOS is detected.</td>
<td>TLOS_S (b2, STAT0,...)</td>
<td>TLOS_IES (b2, INTES,...)</td>
<td>TLOS.IS (b2, INTSO,...)</td>
<td>TLOS.IM (b2, INTMO,...)</td>
</tr>
<tr>
<td>5</td>
<td>LAIS is detected.</td>
<td>LAIS_S (b6, STAT1,...)</td>
<td>AIS_IES (b6, INTES,...)</td>
<td>LAIS.IS (b6, INTS1,...)</td>
<td>LAIS.IM (b6, INTM1,...)</td>
</tr>
<tr>
<td>6</td>
<td>SAIS is detected.</td>
<td>SAIS_S (b7, STAT1,...)</td>
<td>AIS_IES (b6, INTES,...)</td>
<td>SAIS.IS (b7, INTS1,...)</td>
<td>SAIS.IM (b7, INTM1,...)</td>
</tr>
<tr>
<td>7</td>
<td>TOC is detected.</td>
<td>TOC_S (b4, STAT0,...)</td>
<td>TOC_IES (b4, INTES,...)</td>
<td>TOC.IS (b4, INTS0,...)</td>
<td>TOC.IM (b4, INTM0,...)</td>
</tr>
<tr>
<td>8</td>
<td>The PRBS/ARB pattern is detected synchronized.</td>
<td>PA_S (b5, STAT1,...)</td>
<td>PA_IES (b5, INTES,...)</td>
<td>PA.IS (b5, INTS1,...)</td>
<td>PA.IM (b5, INTM1,...)</td>
</tr>
<tr>
<td>9</td>
<td>Activate IB code is detected.</td>
<td>IBA_S (b1, STAT1,...)</td>
<td>IB_IES (b0, INTES,...)</td>
<td>IBA.IS (b1, INTS1,...)</td>
<td>IBA.IM (b1, INTM1,...)</td>
</tr>
<tr>
<td>10</td>
<td>Deactivate IB code is detected.</td>
<td>IBD_S (b0, STAT1,...)</td>
<td>IB_IES (b0, INTES,...)</td>
<td>IBD.IS (b0, INTS1,...)</td>
<td>IBD.IM (b0, INTM1,...)</td>
</tr>
<tr>
<td>11</td>
<td>The FIFO of the RJA is overflow or underflow.</td>
<td>-</td>
<td>-</td>
<td>RJAS (b5, INTS0,...)</td>
<td>RJAS.IM (b5, INTMO,...)</td>
</tr>
<tr>
<td>12</td>
<td>The FIFO of the TJA is overflow or underflow.</td>
<td>-</td>
<td>-</td>
<td>TJA.IS (b6, INTS0,...)</td>
<td>TJA.IM (b6, INTMO,...)</td>
</tr>
<tr>
<td>13</td>
<td>Waveform amplitude is overflow.</td>
<td>-</td>
<td>-</td>
<td>DAC.IS (b7, INTS0,...)</td>
<td>DAC.IM (b7, INTMO,...)</td>
</tr>
<tr>
<td>14</td>
<td>SBPV is detected.</td>
<td>-</td>
<td>-</td>
<td>SBPV.IS (b5, INTS2,...)</td>
<td>SBPV.IM (b5, INTM2,...)</td>
</tr>
<tr>
<td>15</td>
<td>LBPV is detected.</td>
<td>-</td>
<td>-</td>
<td>LBPV.IS (b4, INTS2,...)</td>
<td>LBPV.IM (b4, INTM2,...)</td>
</tr>
<tr>
<td>16</td>
<td>SEXZ is detected.</td>
<td>-</td>
<td>-</td>
<td>SEXZ.IS (b3, INTS2,...)</td>
<td>SEXZ.IM (b3, INTM2,...)</td>
</tr>
<tr>
<td>17</td>
<td>LEXZ is detected.</td>
<td>-</td>
<td>-</td>
<td>LEXZ.IS (b2, INTS2,...)</td>
<td>LEXZ.IM (b2, INTM2,...)</td>
</tr>
<tr>
<td>18</td>
<td>PRBS/ARB error is detected.</td>
<td>-</td>
<td>-</td>
<td>ERR.IS (b1, INTS2,...)</td>
<td>ERR.IM (b1, INTM2,...)</td>
</tr>
<tr>
<td>19</td>
<td>The ERRCH and ERRCL registers are overflowed.</td>
<td>-</td>
<td>-</td>
<td>CNTOV.IS (b0, INTS2,...)</td>
<td>CNTOV.IM (b0, INTM2,...)</td>
</tr>
<tr>
<td>20</td>
<td>One second time is over.</td>
<td>-</td>
<td>-</td>
<td>TMOV.IS (b0, INTTM)</td>
<td>TMOV.IM (b0, GCF)</td>
</tr>
</tbody>
</table>
**Figure-42 Interrupt Service Process**

- **INT active**
  - **Read TMOV_IS**
    - TMOV_IS = 1 ?
      - Yes: Serve the interrupt. Write '1' to clear TMOV_IS.
      - No: No
  - **Read INT_CHn**
    - INT_CHn = 1 ?
      - Yes: Read the interrupt status bits in the corresponding channel.
        - Find the interrupt source and serve it.
        - Write '1' to clear the corresponding interrupt status bit.
      - No: No
      - INT_CHn is cleared when all interrupts in the corresponding channel are cleared.
4 MISCELLANEOUS

4.1 RESET

The reset operation resets all registers, state machines as well as I/O pins to their default value or status.

The IDT82P2521 provides 4 kinds of reset:
• Power-on reset;
• Hardware reset;
• Global software reset;
• Per-channel software reset.

The Power-on, Hardware and Global software reset operations reset all the common blocks (including clock generator/synthesizer and microprocessor interface) and channel-related parts. The Per-channel software reset operation resets the channel-related parts. Figure-43 shows a general overview of the reset options.

During reset, all the line interface pins (i.e., TTIPn/TRINGn and RTIPn/RRINGn) are in High-Z state.

After reset, all the items listed in Table-17 are true.

Table-17 After Reset Effect Summary

<table>
<thead>
<tr>
<th>Effect On …</th>
<th>Power-On Reset, Hardware Reset and Global Software Reset</th>
<th>Per-Channel Software Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>TTIPn/TRINGn &amp; RTIPn/RRINGn</td>
<td>All TTIPn/TRINGn &amp; RTIPn/RRINGn pins are in High-Z state.</td>
<td>Only TTIPn/TRINGn &amp; RTIPn/RRINGn in the corresponding channel are in High-Z.</td>
</tr>
<tr>
<td>Line Interface Mode</td>
<td>Not E1 mode.</td>
<td>Not E1 mode.</td>
</tr>
<tr>
<td>System interface</td>
<td>All channels are in Dual Rail NRZ Format.</td>
<td>Only the corresponding channel is in Dual Rail NRZ Format.</td>
</tr>
<tr>
<td>General I/O pins (i.e., D[7:0] and GPIO[1:0])</td>
<td>As input pins.</td>
<td>(No effect)</td>
</tr>
<tr>
<td>INT</td>
<td>Open drain output.</td>
<td>(No effect)</td>
</tr>
<tr>
<td>CLKE1, REFA, REFB</td>
<td>Output enable.</td>
<td>(No effect)</td>
</tr>
<tr>
<td>LLOS, LLOS0</td>
<td>Output enable.</td>
<td>(No effect)</td>
</tr>
<tr>
<td>TDO, SDO/ACK/RDY</td>
<td>High-Z.</td>
<td>(No effect)</td>
</tr>
<tr>
<td>state machines</td>
<td>All state machines are reset.</td>
<td>The state machines in the corresponding channel are reset.</td>
</tr>
<tr>
<td>Interrupt sources</td>
<td>All interrupt sources are masked.</td>
<td>The interrupt sources in the corresponding channel are masked.</td>
</tr>
<tr>
<td>Registers</td>
<td>All registers are reset to their default value.</td>
<td>The registers in the corresponding channel are reset to their default value except that there is no effect on the E1 bit.</td>
</tr>
</tbody>
</table>
4.1.1 POWER-ON RESET

Power-on reset is initiated during power-up. When all VDD inputs (1.8V and 3.3V) reach approximately 60% of the standard value of VDD, power-on reset begins. If MCLK is applied, power-on reset will complete within 1 ms maximum; if MCLK is not applied, the device remains in reset state.

4.1.2 HARDWARE RESET

Pulling the RST pin to low will initiate hardware reset. The reset cycle should be more than 1 µs. If the RST pin is held low continuously, the device remains in reset state.

4.1.3 GLOBAL SOFTWARE RESET

Writing the RST register will initiate global software reset. Once initiated, global software reset completes in 1 µs maximum.

4.1.4 PER-CHANNEL SOFTWARE RESET

Writing a ‘1’ to the CHRST bit (b1, CHCF,...) will initiate per-channel software reset. Once initiated, per-channel software reset completes in 1 µs maximum and the CHRST bit (b1, CHCF,...) is self cleared.

This reset is different from other resets, for:
• It does not reset the global registers, state machines and common pins (including the pins of clock generator, microprocessor interface and JTAG interface);
• It does not reset the other channels.

4.2 MICROPROCESSOR INTERFACE

The microprocessor interface provides access to read and write the registers in the device. The interface consists of:
• Serial microprocessor interface;
• Parallel Motorola Non-Multiplexed microprocessor interface;
• Parallel Motorola Multiplexed microprocessor interface;
• Parallel Intel Non-Multiplexed microprocessor interface;
• Parallel Intel Multiplexed microprocessor interface.

The microprocessor interface is selected by the P/S, INT/MOT and IM pins, as shown in Table-18. The interfaced pins in different interfaces are also listed in Table-18. Refer to Section 8.11 Microprocessor Interface Timing for the timing characteristics.

### Table-18 Microprocessor Interface

<table>
<thead>
<tr>
<th>P/S</th>
<th>INT/MOT</th>
<th>IM</th>
<th>Microprocessor Interface</th>
<th>Interfaced Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>GNDD</td>
<td>Open</td>
<td>GNDD</td>
<td>Serial microprocessor interface</td>
<td>CS, SCLK, SDI, SDO</td>
</tr>
<tr>
<td>VDDIO</td>
<td>GNDD</td>
<td>VDDIO</td>
<td>Parallel Motorola Non-Multiplexed microprocessor interface</td>
<td>CS, DS, R/W, ACK, D[7:0], A[10:0]</td>
</tr>
<tr>
<td>VDDIO</td>
<td>Open</td>
<td>VDDIO</td>
<td>Parallel Motorola Multiplexed microprocessor interface</td>
<td>CS, AS, DS, R/W, ACK, D[7:0], A[10:8]</td>
</tr>
<tr>
<td>VDDIO</td>
<td>GNDD</td>
<td>VDDIO</td>
<td>Parallel Intel Non-Multiplexed microprocessor interface</td>
<td>CS, RD, WR, RDY, D[7:0], A[10:0]</td>
</tr>
<tr>
<td>VDDIO</td>
<td>Open</td>
<td>VDDIO</td>
<td>Parallel Intel Multiplexed microprocessor interface</td>
<td>CS, ALE, RD, WR, RDY, D[7:0], A[10:8]</td>
</tr>
</tbody>
</table>
4.3 POWER UP

No power up sequencing for the VDD inputs (1.8 V and 3.3 V) has to be provided for the IDT82P2521. A Power-on reset will be initiated during power up. Refer to Section 4.1 Reset.

4.4 HITLESS PROTECTION SWITCHING (HPS) SUMMARY

In today's telecommunication systems, ensuring no traffic loss is becoming increasingly important. To combat these problems, redundancy protection must be built into the systems carrying this traffic. There are many types of redundancy protection schemes, including 1+1 and 1:1 hardware protection without the use of external relays. Refer to Figure-44, Figure-45 and Figure-46 for different protection schemes. The IDT82P2521 provides an enhanced architecture to support both protection schemes.

IDT82P2521 highlights for HPS support:
- Independent programmable receive and transmit high impedance for Tip and Ring inputs and outputs to support 1+1 and 1:1 redundancy
- Fully integrated receive termination, required to support 1:1 redundancy
- Enhanced internal architecture to guarantee High Impedance for Tip and Ring Inputs and Outputs during Power Off or Power Failure
- Asynchronous hardware control (OE, RIM) for fast global high impedance of receiver and transmitter (hot switching between working and backup board)

**Rx:** Partially Internal Impedance Matching mode. A fixed external 120 Ω resistor is placed on the backplane and provides a common termination for E1 applications. The R_TERM[2:0] bits (b2~0, RCF0,...) setting is as follows: ‘010’ for E1 120 Ω twisted pair cable and ‘011’ for E1 75 Ω coaxial cable.

**Tx:** Internal Impedance Matching mode. The T_TERM[2:0] bits (b2~0, TCF0,...) setting is as follows: ‘010’ for E1 120 Ω twisted pair cable and ‘011’ for E1 75 Ω coaxial cable.

**Figure-44  1+1 HPS Scheme, Differential Interface (Shared Common Transformer)**
**Rx**: Fully Internal Impedance Matching mode. In this mode, there is no external resistor required. The $R_{\text{TERM}[2:0]}$ bits ($b2~0$, $R\text{CF}_0$, ...) setting is as follows: '010' for E1 120 $\Omega$ twisted pair cable and '011' for E1 75 $\Omega$ coaxial cable.

**Tx**: Internal Impedance Matching mode. The $T_{\text{TERM}[2:0]}$ bits ($b2~0$, $T\text{CF}_0$, ...) setting is as follows: '010' for E1 120 $\Omega$ twisted pair cable and '011' for E1 75 $\Omega$ coaxial cable.

*Figure-45  1:1 HPS Scheme, Differential Interface (Individual Transformer)*
Rx: 75 Ω External Impedance Matching mode. In this mode, there is no external resistor required. The RIM pin should be left open and the configuration of the R_TERM[2:0] bits (b2~0, RCF0,...) is ignored.

Tx: 75 Ω Internal Impedance Matching mode. The T_TERM[2:0] bits (b2~0, TCF0,...) should be set to ‘011’.

**Figure-46  1+1 HPS Scheme, E1 75 ohm Single-Ended Interface (Shared Common Transformer)**
## 5  PROGRAMMING INFORMATION

### 5.1  REGISTER MAP

#### 5.1.1  GLOBAL REGISTER

<table>
<thead>
<tr>
<th>Address (Hex)</th>
<th>Register Name</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Reference Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>ID - Device ID Register</td>
<td>ID7</td>
<td>ID6</td>
<td>ID5</td>
<td>ID4</td>
<td>ID3</td>
<td>ID2</td>
<td>ID1</td>
<td>ID0</td>
<td>P 77</td>
</tr>
<tr>
<td>040</td>
<td>RST - Global Reset Register</td>
<td>RST7</td>
<td>RST6</td>
<td>RST5</td>
<td>RST4</td>
<td>RST3</td>
<td>RST2</td>
<td>RST1</td>
<td>RST0</td>
<td>P 77</td>
</tr>
<tr>
<td>080</td>
<td>GCF - Global Configuration Register</td>
<td>COPY</td>
<td>INT_PIN1</td>
<td>INT_PIN0</td>
<td>GLB_IM</td>
<td>TMOV_IM</td>
<td></td>
<td></td>
<td></td>
<td>P 78</td>
</tr>
<tr>
<td>0C0</td>
<td>MON - G.772 Monitor Configuration Register</td>
<td>MON5</td>
<td>MON4</td>
<td>MON3</td>
<td>MON2</td>
<td>MON1</td>
<td>MON0</td>
<td></td>
<td></td>
<td>P 79</td>
</tr>
<tr>
<td>100</td>
<td>GPIO - General Purpose I/O Pin Definition Register</td>
<td>LEVEL1</td>
<td>LEVEL0</td>
<td>DIR1</td>
<td>DIR0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>P 80</td>
</tr>
<tr>
<td>1C0</td>
<td>CLKG - CLKE1 Generation Control Register</td>
<td>CLKE1_EN</td>
<td>CLKE1</td>
<td>-</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>P 80</td>
</tr>
<tr>
<td>200</td>
<td>REFCF - REFA/B Output Configuration Register</td>
<td>JA_BYPAS</td>
<td>REFH</td>
<td>FS_BYPAS</td>
<td>FREE</td>
<td>FREQ2</td>
<td>FREQ1</td>
<td>FREQ0</td>
<td></td>
<td>P 81</td>
</tr>
<tr>
<td>240</td>
<td>REFA - REFA Clock Sources Configuration Register</td>
<td>REFA_EN</td>
<td>CKA_E1</td>
<td>REFA4</td>
<td>REFA3</td>
<td>REFA2</td>
<td>REFA1</td>
<td>REFA0</td>
<td></td>
<td>P 83</td>
</tr>
<tr>
<td>280</td>
<td>REFB - REFB Clock Sources Configuration Register</td>
<td>REFB_EN</td>
<td>CKB_E1</td>
<td>REFB4</td>
<td>REFB3</td>
<td>REFB2</td>
<td>REFB1</td>
<td>REFB0</td>
<td></td>
<td>P 83</td>
</tr>
<tr>
<td>2C0</td>
<td>INTCH1 - Interrupt Requisition Source Register 1</td>
<td>INT_CH8</td>
<td>INT_CH7</td>
<td>INT_CH6</td>
<td>INT_CH5</td>
<td>INT_CH4</td>
<td>INT_CH3</td>
<td>INT_CH2</td>
<td>INT_CH1</td>
<td>P 84</td>
</tr>
<tr>
<td>300</td>
<td>INTCH2 - Interrupt Requisition Source Register 2</td>
<td>INT_CH16</td>
<td>INT_CH15</td>
<td>INT_CH14</td>
<td>INT_CH13</td>
<td>INT_CH12</td>
<td>INT_CH11</td>
<td>INT_CH10</td>
<td>INT_CH9</td>
<td>P 84</td>
</tr>
<tr>
<td>340</td>
<td>INTCH3 - Interrupt Requisition Source Register 3</td>
<td>INT_CH21</td>
<td>INT_CH20</td>
<td>INT_CH19</td>
<td>INT_CH18</td>
<td>INT_CH17</td>
<td></td>
<td></td>
<td></td>
<td>P 84</td>
</tr>
<tr>
<td>380</td>
<td>INTCH4 - Interrupt Requisition Source Register 4</td>
<td>INT_CH0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
<td>P 85</td>
</tr>
<tr>
<td>3C0</td>
<td>INTTM - One Second Timer Interrupt Status Register</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
<td>TM0V_IM</td>
</tr>
</tbody>
</table>
5.1.2 PER-CHANNEL REGISTER

Except for registers 7E5~7E9, which are channel 0 related registers, only the address of channel 1 is listed in the ‘Address (Hex)’ column of the following table. For the addresses of the other channels, refer to the description of each register.

<table>
<thead>
<tr>
<th>Address (Hex)</th>
<th>Register Name</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Reference Page</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong>Channel Control</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>001</td>
<td>CHCF - Channel Configuration Register</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>CHRIST - P 85</td>
</tr>
<tr>
<td></td>
<td>JA Configuration</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>002</td>
<td>TJA - Transmit Jitter Attenuation Configuration</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>TJA_LIMT</td>
<td>TJA_EN</td>
<td>TJA_DP1</td>
<td>TJA_DP0</td>
<td>TJA_BW</td>
<td>P 86</td>
</tr>
<tr>
<td></td>
<td>Register</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>003</td>
<td>RJA - Receive Jitter Attenuation Configuration</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>P 87</td>
</tr>
<tr>
<td></td>
<td>Register</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>Transmit Path Configuration</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>004</td>
<td>TCF0 - Transmit Configuration Register 0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>T_OFF</td>
<td>THZ_OC</td>
<td>T_SING</td>
<td>T_TERM2</td>
<td>T_TERM1</td>
<td>T_TERM0</td>
</tr>
<tr>
<td>005</td>
<td>TCF1 - Transmit Configuration Register 1</td>
<td></td>
<td></td>
<td></td>
<td>TCF2DEF</td>
<td>TEM_DEF1</td>
<td>TCK_ES</td>
<td>TD_INV</td>
<td>T_CODE</td>
<td>T_MD1</td>
</tr>
<tr>
<td>006</td>
<td>PULS - Transmit Pulse Configuration Register</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>PULS3</td>
</tr>
<tr>
<td>007</td>
<td>SCAL - Amplitude Scaling Control Register</td>
<td>-</td>
<td>-</td>
<td>SCAL5</td>
<td>SCAL4</td>
<td>SCAL3</td>
<td>SCAL2</td>
<td>SCAL1</td>
<td>SCAL0</td>
<td></td>
</tr>
<tr>
<td>008</td>
<td>AWG0 - Arbitrary Waveform Generation Control Register 0</td>
<td>-</td>
<td>DONE</td>
<td>RW</td>
<td>SAMPL4</td>
<td>SAMPL3</td>
<td>SAMPL2</td>
<td>SAMPL1</td>
<td>SAMPL0</td>
<td></td>
</tr>
<tr>
<td>009</td>
<td>AWG1 - Arbitrary Waveform Generation Control Register 1</td>
<td>-</td>
<td>WDAT6</td>
<td>WDAT5</td>
<td>WDAT4</td>
<td>WDAT3</td>
<td>WDAT2</td>
<td>WDAT1</td>
<td>WDAT0</td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>Receive Path Configuration</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00A</td>
<td>RCF0 - Receive Configuration Register 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RCKH</td>
</tr>
<tr>
<td>00B</td>
<td>RCF1 - Receive Configuration Register 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RMF_DEF2</td>
</tr>
<tr>
<td>00C</td>
<td>RCF2 - Receive Configuration Register 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>Diagnostics</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00D</td>
<td>LOS - LOS Configuration Register</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LAC</td>
</tr>
<tr>
<td>00E</td>
<td>ERR - Error Detection &amp; Insertion Control Register</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EXZ_DEF</td>
</tr>
<tr>
<td>00F</td>
<td>AISG - AIS Generation Control Register</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>010</td>
<td>PG - Pattern Generation Control Register</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PG_CK</td>
</tr>
</tbody>
</table>

Programming Information 74 December 7, 2005
<table>
<thead>
<tr>
<th>Address (Hex)</th>
<th>Register Name</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Reference Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>011</td>
<td>PD - Pattern Detection Control Register</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>PD_POS</td>
<td>PAD_INV</td>
<td>PAD_SEL1</td>
<td>PAD_SEL0</td>
<td>P 100</td>
</tr>
<tr>
<td>012</td>
<td>ARBL - Arbitrary Pattern Generation / Detection Low-Byte Register</td>
<td>ARB7</td>
<td>ARB6</td>
<td>ARB5</td>
<td>ARB4</td>
<td>ARB3</td>
<td>ARB2</td>
<td>ARB1</td>
<td>ARB0</td>
<td>P 101</td>
</tr>
<tr>
<td>013</td>
<td>ARBM - Arbitrary Pattern Generation / Detection Middle-Byte Register</td>
<td>ARB15</td>
<td>ARB14</td>
<td>ARB13</td>
<td>ARB12</td>
<td>ARB11</td>
<td>ARB10</td>
<td>ARB9</td>
<td>ARB8</td>
<td>P 101</td>
</tr>
<tr>
<td>014</td>
<td>ARBH - Arbitrary Pattern Generation / Detection High-Byte Register</td>
<td>ARB23</td>
<td>ARB22</td>
<td>ARB21</td>
<td>ARB20</td>
<td>ARB19</td>
<td>ARB18</td>
<td>ARB17</td>
<td>ARB16</td>
<td>P 101</td>
</tr>
<tr>
<td>015</td>
<td>IBL - Inband Loopback Control Register</td>
<td>-</td>
<td>-</td>
<td>IBGL1</td>
<td>IBGL0</td>
<td>IBAL1</td>
<td>IBAL0</td>
<td>IBDL1</td>
<td>IBDL0</td>
<td>P 102</td>
</tr>
<tr>
<td>016</td>
<td>IBG - Inband Loopback Generation Code Definition Register</td>
<td>IBG7</td>
<td>IBG6</td>
<td>IBG5</td>
<td>IBG4</td>
<td>IBG3</td>
<td>IBG2</td>
<td>IBG1</td>
<td>IBG0</td>
<td>P 102</td>
</tr>
<tr>
<td>017</td>
<td>IBDA - Inband Loopback Detection Target Activate Code Definition Register</td>
<td>IBA7</td>
<td>IBA6</td>
<td>IBA5</td>
<td>IBA4</td>
<td>IBA3</td>
<td>IBA2</td>
<td>IBA1</td>
<td>IBA0</td>
<td>P 103</td>
</tr>
<tr>
<td>018</td>
<td>IBDD - Inband Loopback Detection Target Deactivate Code Definition Register</td>
<td>IBD7</td>
<td>IBD6</td>
<td>IBD5</td>
<td>IBD4</td>
<td>IBD3</td>
<td>IBD2</td>
<td>IBD1</td>
<td>IBD0</td>
<td>P 103</td>
</tr>
<tr>
<td>019</td>
<td>LOOP - Loopback Control Register</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>AUTOLP</td>
<td>DLP</td>
<td>RLP</td>
<td>ALP</td>
<td>P 104</td>
</tr>
</tbody>
</table>

**Interrupt Edge Selection**

<table>
<thead>
<tr>
<th>Interrupt</th>
<th>Name</th>
<th>Select Register</th>
<th>Reference Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>01A</td>
<td>INTES - Interrupt Trigger Edges Select Register</td>
<td>- AIS_I s</td>
<td>PA_I s</td>
</tr>
</tbody>
</table>

**Interrupt Mask**

<table>
<thead>
<tr>
<th>Interrupt</th>
<th>Name</th>
<th>Register</th>
<th>DAC_IM</th>
<th>TJA_IM</th>
<th>RJA_IM</th>
<th>TOC_IM</th>
<th>TCKLOS_I s</th>
<th>TLOS_IM</th>
<th>SLOS_IM</th>
<th>LLOS_IM</th>
<th>Reference Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>01B</td>
<td>INTM0 - Interrupt Mask Register 0</td>
<td>DAC_IM</td>
<td>TJA_IM</td>
<td>RJA_IM</td>
<td>TOC_IM</td>
<td>TCKLOS_I s</td>
<td>TLOS_IM</td>
<td>SLOS_IM</td>
<td>LLOS_IM</td>
<td>P 106</td>
<td></td>
</tr>
<tr>
<td>01C</td>
<td>INTM1 - Interrupt Mask Register 1</td>
<td>SAIS_IM</td>
<td>LAIS_IM</td>
<td>PA_IM</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>- IBA_IM</td>
<td>IBD_IM</td>
<td>P 107</td>
<td></td>
</tr>
<tr>
<td>01D</td>
<td>INTM2 - Interrupt Mask Register 2</td>
<td>-</td>
<td>-</td>
<td>SBPV.IM</td>
<td>LBPV.IM</td>
<td>SEXZ.IM</td>
<td>LEXZ.IM</td>
<td>ERR.IM</td>
<td>CNTOV.IM</td>
<td>P 108</td>
<td></td>
</tr>
</tbody>
</table>

**Status Indication**

<table>
<thead>
<tr>
<th>Interrupt</th>
<th>Name</th>
<th>Register</th>
<th>AUTOLP_S</th>
<th>-</th>
<th>TOC_S</th>
<th>TCKLOS_S</th>
<th>TLOS_S</th>
<th>SLOS_S</th>
<th>LLOS_S</th>
<th>Reference Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>01E</td>
<td>STAT0 - Status Register 0</td>
<td>AUTOLP_S</td>
<td>-</td>
<td>-</td>
<td>TOC_S</td>
<td>TCKLOS_S</td>
<td>TLOS_S</td>
<td>SLOS_S</td>
<td>LLOS_S</td>
<td>P 109</td>
</tr>
<tr>
<td>01F</td>
<td>STAT1 - Status Register 1</td>
<td>SAIS_S</td>
<td>LAIS_S</td>
<td>PA_S</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>- IBA_S</td>
<td>IBD_S</td>
<td>P 110</td>
</tr>
</tbody>
</table>

**Interrupt Status Indication**

<table>
<thead>
<tr>
<th>Interrupt</th>
<th>Name</th>
<th>Register</th>
<th>DAC_IS</th>
<th>TJA_IS</th>
<th>RJA_IS</th>
<th>TOC_IS</th>
<th>TCKLOS_I s</th>
<th>TLOS_IS</th>
<th>SLOS_IS</th>
<th>LLOS_IS</th>
<th>Reference Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>020</td>
<td>INTS0 - Interrupt Status Register 0</td>
<td>DAC_IS</td>
<td>TJA_IS</td>
<td>RJA_IS</td>
<td>TOC_IS</td>
<td>TCKLOS_I s</td>
<td>TLOS_IS</td>
<td>SLOS_IS</td>
<td>LLOS_IS</td>
<td>P 111</td>
<td></td>
</tr>
<tr>
<td>021</td>
<td>INTS1 - Interrupt Status Register 1</td>
<td>SAIS_IS</td>
<td>LAIS_IS</td>
<td>PA_IS</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>- IBA_IS</td>
<td>IBD_IS</td>
<td>P 112</td>
<td></td>
</tr>
<tr>
<td>022</td>
<td>INTS2 - Interrupt Status Register 2</td>
<td>-</td>
<td>-</td>
<td>SBPV.IS</td>
<td>LBPV.IS</td>
<td>SEXZ.IS</td>
<td>LEXZ.IS</td>
<td>ERR.IS</td>
<td>CNTOV.IS</td>
<td>P 113</td>
<td></td>
</tr>
<tr>
<td>Address (Hex)</td>
<td>Register Name</td>
<td>Bit 7</td>
<td>Bit 6</td>
<td>Bit 5</td>
<td>Bit 4</td>
<td>Bit 3</td>
<td>Bit 2</td>
<td>Bit 1</td>
<td>Bit 0</td>
<td>Reference Page</td>
<td></td>
</tr>
<tr>
<td>--------------</td>
<td>---------------</td>
<td>-------</td>
<td>-------</td>
<td>-------</td>
<td>-------</td>
<td>-------</td>
<td>-------</td>
<td>-------</td>
<td>-------</td>
<td>----------------</td>
<td></td>
</tr>
<tr>
<td>023</td>
<td>ERRCL - Error Counter Low-Byte Register</td>
<td>ERRC7</td>
<td>ERRC6</td>
<td>ERRC5</td>
<td>ERRC4</td>
<td>ERRC3</td>
<td>ERRC2</td>
<td>ERRC1</td>
<td>ERRC0</td>
<td>P 114</td>
<td></td>
</tr>
<tr>
<td>024</td>
<td>ERRCH - Error Counter High-Byte Register</td>
<td>ERRC15</td>
<td>ERRC14</td>
<td>ERRC13</td>
<td>ERRC12</td>
<td>ERRC11</td>
<td>ERRC10</td>
<td>ERRC9</td>
<td>ERRC8</td>
<td>P 114</td>
<td></td>
</tr>
</tbody>
</table>

**Jitter Measurement (channel 0 Only)**

<table>
<thead>
<tr>
<th>Address (Hex)</th>
<th>Register Name</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Reference Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>7E5</td>
<td>JM - Jitter Measurement Configuration For Channel 0 Register</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>JM_STOP</td>
<td>JM_MD</td>
<td>JM_BW</td>
</tr>
<tr>
<td>7E6</td>
<td>JIT_PL - Positive Peak Jitter Measurement Low-Byte Register</td>
<td>JIT_P7</td>
<td>JIT_P6</td>
<td>JIT_P5</td>
<td>JIT_P4</td>
<td>JIT_P3</td>
<td>JIT_P2</td>
<td>JIT_P1</td>
<td>JIT_P0</td>
<td>P 115</td>
</tr>
<tr>
<td>7E7</td>
<td>JIT_PH - Positive Peak Jitter Measurement High-Byte Register</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>JIT_P11</td>
<td>JIT_P10</td>
<td>JIT_P9</td>
<td>JIT_P8</td>
<td>P 115</td>
</tr>
<tr>
<td>7E8</td>
<td>JIT_NL - Negative Peak Jitter Measurement Low-Byte Register</td>
<td>JIT_N7</td>
<td>JIT_N6</td>
<td>JIT_N5</td>
<td>JIT_N4</td>
<td>JIT_N3</td>
<td>JIT_N2</td>
<td>JIT_N1</td>
<td>JIT_N0</td>
<td>P 116</td>
</tr>
<tr>
<td>7E9</td>
<td>JIT_NH - Negative Peak Jitter Measurement High-Byte Register</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>JIT_N11</td>
<td>JIT_N10</td>
<td>JIT_N9</td>
<td>JIT_N8</td>
<td>P 116</td>
</tr>
</tbody>
</table>
5.2 REGISTER DESCRIPTION

5.2.1 GLOBAL REGISTER

ID - Device ID Register

Address: 000H
Type: Read
Default Value: 20H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>ID[7:0]</td>
<td>The ID[7:0] bits are pre-set. The ID[7:4] bits represent the device ID for the IDT82P2521. The ID[3:0] bits represent the current version number ('0000' is for the first version).</td>
</tr>
</tbody>
</table>

RST - Global Reset Register

Address: 040H
Type: Write
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>RST[7:0]</td>
<td>Writing this register will initiate global software reset. This reset completes in 1 µs maximum.</td>
</tr>
</tbody>
</table>
### GCF - Global Configuration Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 5</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
| 4   | COPY         | When the per-channel register of one channel is written, this bit determines whether the written value is copied to the same register of the other channels simultaneously.  
0: Disable. (default)  
1: Enable. |
| 3 - 2 | INT_PIN[1:0] | These two bits control the output on the INT pin.  
X0: Open drain, active low. (default)  
01: Push-pull, active low.  
11: Push-pull, active high. |
| 1   | GLB_IM       | This bit is a global configuration interrupt mask bit.  
0: The per-channel interrupt will be generated when the per-channel interrupt mask bit is ‘0’ and the corresponding interrupt status bit is ‘1’.  
1: Mask all the per-channel interrupts. None per-channel interrupts can be generated. (default) |
| 0   | TMOV_IM      | This bit controls whether the interrupt is generated when one second time is over. This one second timer is locked to MCLK.  
0: Enable.  
1: Mask. (default) |
### MON - G.772 Monitor Configuration Register

Address: 0C0H  
Type: Read / Write  
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 6</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
| 5 - 0 | MON[5:0] | These bits determine whether the G.772 Monitor is implemented. When the G.772 Monitor is implemented, these bits select one transmitter or receiver to be monitored by channel 0.  
  000000: No transmitter or receiver is monitored. (default)  
  000001: The receiver of channel 1 is monitored.  
  000010: The receiver of channel 2 is monitored.  
  ......  
  010100: The receiver of channel 20 is monitored.  
  010101: The receiver of channel 21 is monitored.  
  010110 ~ 011111: Reserved.  
  100000: No transmitter or receiver is monitored.  
  100001: The transmitter of channel 1 is monitored.  
  100010: The transmitter of channel 2 is monitored.  
  ......  
  110100: The transmitter of channel 20 is monitored.  
  110101: The transmitter of channel 21 is monitored.  
  110110 ~ 111111: Reserved. |
**GPIO - General Purpose I/O Pin Definition Register**

Address: 100H  
Type: Read / Write  
Default Value: 0FH

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 4</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
| 3   | LEVEL1  | When the GPIO1 pin is defined as output, this bit determines the output level on GPIO1 and can be read and written.  
|     |         | 0: Output low level.  
|     |         | 1: Output high level. (default)  
|     |         | When the GPIO1 pin is defined as input, this bit indicates the input level on GPIO1 and can only be read.  
|     |         | 0: Input low level.  
|     |         | 1: Input high level. (default) |
| 2   | LEVEL0  | When the GPIO0 pin is defined as output, this bit determines the output level on GPIO0 and can be read and written.  
|     |         | 0: Output low level.  
|     |         | 1: Output high level.  
|     |         | When the GPIO0 pin is defined as input, this bit indicates the input level on GPIO0 and can only be read.  
|     |         | 0: Input low level.  
|     |         | 1: Input high level. (default) |
| 1   | DIR1    | This bit determines whether the GPIO1 pin is used as output or input.  
|     |         | 0: Output.  
|     |         | 1: Input. (default) |
| 0   | DIR0    | This bit determines whether the GPIO0 pin is used as output or input.  
|     |         | 0: Output.  
|     |         | 1: Input. (default) |

**CLKG - CLKE1 Generation Control Register**

Address: 1C0H  
Type: Read / Write  
Default Value: 0FH

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 4</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
| 3   | CLKE1_EN| This bit controls whether the output on the CLKE1 pin is enabled.  
|     |         | 0: The output is disabled. CLKE1 is in High-Z state.  
|     |         | 1: The output is enabled. The frequency of CLKE1 is determined by the CLKE1 bit (b2, CLKG). (default) |
| 2   | CLKE1   | This bit is valid only when the CLKE1_EN bit (b3, CLKG) is "1". This bit selects the clock frequency output on the CLKE1 pin.  
|     |         | 0: 8 KHz.  
|     |         | 1: 2.048 MHz. (default) |
| 1   | -       | Reserved.   |
| 0   | -       | Reserved.   |
REFCF - REFA/B Output Configuration Register

Address: 200H  
Type: Read / Write  
Default Value: 30H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
| 6   | JA_BYPAS  | This bit is valid only when the clock source for REFA or REFB is the recovered clock of one of the 22 channels in the corresponding receiver. This bit determines whether the selected recovered clock passes through the RJA.  
   0: The selected recovered clock is derived from the output of RJA. (default)  
   1: The selected recovered clock does not pass through the RJA and is derived from the output of Rx Clock & Data Recovery. |
| 5   | REFH      | This bit is valid only when the selected clock source is lost. This bit controls the output on REFA/REFB.  
   For REFA, this bit, together with the FS_BYPAS bit (b4, REFCF) and the FREE bit (b3, REFCF), controls the output on REFA when the selected clock source is the recovered clock of one of the 22 channels; this bit is ignored when the selected clock source is CLKA. Refer to the related table in the description of the FREE bit (b3, REFCF).  
   For REFB:  
   0: Output free running clock. The frequency is 2.048 MHz.  
   1: Output high level. (default) |
| 4   | FS_BYPAS  | This bit determines whether the selected clock source for REFA passes through an internal Frequency Synthesizer.  
   0: The internal Frequency Synthesizer is enabled.  
   1: The internal Frequency Synthesizer is bypassed. (default) |
| 3   | FREE      | This bit is valid only when the selected clock source for REFA passes the internal Frequency Synthesizer  
   In normal operation:  
   0: Output the clock which is locked to the selected clock source and the frequency is programmed in the FREQ[2:0] bits (b2~0, REFCF). (default)  
   1: Output free running clock which is locked to MCLK and the frequency is programmed in the FREQ[2:0] bits (b2~0, REFCF). When the selected clock source is lost, this bit, together with the FS_BYPAS bit (b4, REFCF) and the REFH bit (b5, REFCF), controls the output on REFA: |

### Selected Clock Source

<table>
<thead>
<tr>
<th>FS_BYPAS</th>
<th>FREE</th>
<th>REFH</th>
<th>Output On REFA</th>
</tr>
</thead>
</table>
| CLKA     | 0      | 0 (don’t-care) | High level.  
          | 1      | Free running clock, whose frequency is programmed in the FREQ[2:0] bits (b2~0, REFCF). |
|          | 1      | (don’t-care) | High level. |

Recovered clock of one of the 22 channels.

<table>
<thead>
<tr>
<th>FS_BYPAS</th>
<th>FREE</th>
<th>REFH</th>
<th>Output On REFA</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0 (don’t-care)</td>
<td>Free running clock, whose frequency is programmed in the FREQ[2:0] bits (b2~0, REFCF).</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>(don’t-care)</td>
<td>Free running clock, whose frequency is programmed in the FREQ[2:0] bits (b2~0, REFCF).</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>(don’t-care)</td>
<td>Free running clock, whose frequency is 2.048 MHz.</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>High level.</td>
<td>High level.</td>
</tr>
</tbody>
</table>
These bits are valid only when the Frequency Synthesizer on REFA is enabled. These bits determine the output clock frequency.

<table>
<thead>
<tr>
<th>FREQ[2:0]</th>
<th>Output when FS_BYPAS=0, FREE=0 and the Frequency Synthesizer uses RCLKn or CLKA as reference clock</th>
<th>Output when FS_BYPAS=0 and FREE=1 (the Frequency Synthesizer is free running)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0</td>
<td>2.048 MHz</td>
<td>-</td>
</tr>
<tr>
<td>0 0 1</td>
<td>8 kHz</td>
<td>8 kHz</td>
</tr>
<tr>
<td>0 1 0</td>
<td>64 kHz</td>
<td>64 kHz</td>
</tr>
<tr>
<td>0 1 1</td>
<td>Reserved</td>
<td>-</td>
</tr>
<tr>
<td>1 0 0</td>
<td>4.096 MHz</td>
<td>4.096 MHz</td>
</tr>
<tr>
<td>1 0 1</td>
<td>8.192 MHz</td>
<td>8.192 MHz</td>
</tr>
<tr>
<td>1 1 0</td>
<td>19.44 MHz</td>
<td>19.44 MHz</td>
</tr>
<tr>
<td>1 1 1</td>
<td>32.768 MHz</td>
<td>32.768 MHz</td>
</tr>
</tbody>
</table>
### REFA - REFA Clock Sources Configuration Register

Address: 240H  
Type: Read / Write  
Default Value: 41H  

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>6</td>
<td>REFA_EN</td>
<td>This bit controls whether the output on the REFA pin is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: The output is disabled. REFA is in High-Z state.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: The output is enabled. (default)</td>
</tr>
<tr>
<td>5</td>
<td>CKA_E1</td>
<td>This bit defines the input clock frequency on the CLKA pin.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Reserved. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Input E1 clock.</td>
</tr>
<tr>
<td>4-0</td>
<td>REFA[4:0]</td>
<td>These bits select the clock source for REFA.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00000: Recovered clock of channel 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00001: Recovered clock of channel 1. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00010: Recovered clock of channel 2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>......</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10100: Recovered clock of channel 20.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10101: Recovered clock of channel 21.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10110 ~ 11111: The input on CLKA.</td>
</tr>
</tbody>
</table>

### REFB - REFB Clock Sources Configuration Register

Address: 280H  
Type: Read / Write  
Default Value: 41H  

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>6</td>
<td>REFB_EN</td>
<td>This bit controls whether the output on the REFB pin is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: The output is disabled. REFB is in High-Z state.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: The output is enabled. (default)</td>
</tr>
<tr>
<td>5</td>
<td>CKB_E1</td>
<td>This bit defines the input clock frequency on the CLKB pin.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Reserved. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Input E1 clock.</td>
</tr>
<tr>
<td>4-0</td>
<td>REFB[4:0]</td>
<td>These bits select the clock source for REFB.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00000: Recovered clock of channel 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00001: Recovered clock of channel 1. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00010: Recovered clock of channel 2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>......</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10100: Recovered clock of channel 20.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10101: Recovered clock of channel 21.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10110 ~ 11111: The input on CLKB.</td>
</tr>
</tbody>
</table>
### INCH1 - Interrupt Requisition Source Register 1

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7 - 0 | INT_CH[8:1] | These bits indicate whether there is an interrupt generated in the corresponding channel. The INT_CH[8:1] bits correspond to channel 8 to 1 respectively.  
0: No interrupt is generated or all the interrupts are cleared in the corresponding channel. (default)  
1: At least one interrupt is generated in the corresponding channel. |

### INCH2 - Interrupt Requisition Source Register 2

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7 - 0 | INT_CH[16:9] | These bits indicate whether there is an interrupt generated in the corresponding channel. The INT_CH[16:9] bits correspond to channel 16 to 9 respectively.  
0: No interrupt is generated or all the interrupts are cleared in the corresponding channel. (default)  
1: At least one interrupt is generated in the corresponding channel. |

### INCH3 - Interrupt Requisition Source Register 3

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 5</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
| 4 - 0 | INT_CH[21:17] | These bits indicate whether there is an interrupt generated in the corresponding channel. The INT_CH[21:17] bits correspond to channel 21 to 17 respectively.  
0: No interrupt is generated or all the interrupts are cleared in the corresponding channel. (default)  
1: At least one interrupt is generated in the corresponding channel. |
INTCH4 - Interrupt Requisition Source Register 4

| Address: 380H | Type: Read / Write | Default Value: 00H |

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>INT_CH0</td>
<td>This bit indicates whether there is an interrupt generated in channel 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No interrupt is generated or all the interrupts are cleared in channel 0. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: At least one interrupt is generated in channel 0.</td>
</tr>
<tr>
<td>6 - 0</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

INTTM - One Second Timer Interrupt Status Register

| Address: 3COH | Type: Read / Write | Default Value: 00H |

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 1</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>0</td>
<td>TMOV_IS</td>
<td>This bit is valid only when the TMOV_IM bit (b0, GCF) is '0'. This bit indicates the interrupt status of one second time over.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No one second time over interrupt is generated; or a '1' is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: One second time over interrupt is generated and is reported by the INT pin.</td>
</tr>
</tbody>
</table>

5.2.2 PER-CHANNEL REGISTER

CHCF - Channel Configuration Register

| Address: 001H, 041H, 081H, 0C1H, 101H, 141H, 181H, 1C1H, (CH1~CH8) |
|                                | 201H, 241H, 281H, 2C1H, 301H, 341H, 381H, 3C1H, (CH9~CH16) |
|                                | 401H, 441H, 481H, 4C1H, 501H, (CH17~CH21) |
|                                | 7C1H (CH0) |

| Type: Read / Write | Default Value: 00H |

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 2</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>1</td>
<td>CHRST</td>
<td>Writing a ‘1’ to this bit will initiate per-channel software reset. Once initiated, per-channel software reset completes in 1 µs maximum. This bit is self cleared.</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
## TJA - Transmit Jitter Attenuation Configuration Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 5</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>4</td>
<td>TJA_LIMIT</td>
<td>This bit determines whether the JA-Limit function is enabled in the TJA.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Disable. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Enable. The speed of the TJA outgoing data will be adjusted automatically if the FIFO in the TJA is 2-bit close to its full or emptiness.</td>
</tr>
<tr>
<td>3</td>
<td>TJA_EN</td>
<td>This bit controls whether the TJA is enabled to use.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Disable. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Enable.</td>
</tr>
<tr>
<td>2 - 1</td>
<td>TJA_DP[1:0]</td>
<td>These bits select the depth of the TJA FIFO.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00: 128-bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>01: 64-bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1X: 32-bit. (default)</td>
</tr>
<tr>
<td>0</td>
<td>TJA_BW</td>
<td>This bit selects the Corner Frequency for the TJA.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: 6.77 Hz. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: 0.87 Hz.</td>
</tr>
</tbody>
</table>

Address: 002H, 042H, 082H, 0C2H, 102H, 142H, 182H, 1C2H, (CH1~CH8)
402H, 442H, 482H, 4C2H, 502H, (CH17~CH21)
7C2H (CH0)

Type: Read / Write
Default Value: 00H
## RJA - Receive Jitter Attenuation Configuration Register

Address: 003H, 043H, 083H, 0C3H, 103H, 143H, 183H, 1C3H, (CH1~CH8), 203H, 243H, 283H, 2C3H, 303H, 343H, 383H, 3C3H, (CH9~CH16), 403H, 443H, 483H, 4C3H, 503H, (CH17~CH21), 7C3H (CH0)

| Type: Read / Write | Default Value: 00H |

### Bit Name Description

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 5</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>4</td>
<td>RJA_LIMT</td>
<td>This bit determines whether the JA-Limit function is enabled in the RJA.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Disable. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Enable. The speed of the RJA outgoing data will be adjusted automatically</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if the FIFO in the RJA is 2-bit close to its full or emptiness.</td>
</tr>
<tr>
<td>3</td>
<td>RJA_EN</td>
<td>This bit controls whether the RJA is enabled to use.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Disable. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Enable.</td>
</tr>
<tr>
<td>2 - 1</td>
<td>RJA_DP[1:0]</td>
<td>These bits select the depth of the RJA FIFO.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00: 128-bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>01: 64-bit.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1X: 32-bit.</td>
</tr>
<tr>
<td>0</td>
<td>RJA_BW</td>
<td>This bit selects the Corner Frequency for the RJA.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: 6.77 Hz. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: 0.87 Hz.</td>
</tr>
</tbody>
</table>
TCF0 - Transmit Configuration Register 0

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>6</td>
<td>OE</td>
<td>This bit determines the output of the Line Driver, i.e., the output on the TTIPn and TRINGn pins. 0: High-Z. (default) 1: Normal operation.</td>
</tr>
<tr>
<td>5</td>
<td>T_OFF</td>
<td>This bit determines whether the transmitter is powered down. 0: Normal operation. (default) 1: Power down.</td>
</tr>
<tr>
<td>4</td>
<td>THZ_OC</td>
<td>This bit determines the output of the Line Driver, i.e., the output on the TTIPn and TRINGn pins when TOC is detected. 0: The output current is limited to 100 mA. (default) 1: The output current is limited to 100 mA within the first 1 ms after the TOC is detected and then the output is in High-Z state when the TOC is detected for more than 1 ms.</td>
</tr>
<tr>
<td>3</td>
<td>T_SING</td>
<td>This bit determines the transmit line interface. 0: Transmit Differential line interface. Both TTIPn and TRINGn are used to transmit signal to the line side. (default) 1: Transmit Single Ended line interface. Only TTIPn is used to transmit signal. TRINGn should be left open.</td>
</tr>
<tr>
<td>2-0</td>
<td>T_TERM[2:0]</td>
<td>These bits select the impedance matching mode of the transmit path to match the cable impedance. 010: The 120 ( \Omega ) internal impedance matching is selected for E1 120 ( \Omega ) twisted pair cable (with transformer). 011: The 75 ( \Omega ) internal impedance matching is selected for E1 75 ( \Omega ) coaxial cable (with transformer). 110: The 120 ( \Omega ) internal impedance matching is selected for E1 120 ( \Omega ) twisted pair cable (transformer-less). 111: The external impedance matching is selected for E1 120 ( \Omega ) twisted pair cable or E1 75 ( \Omega ) coaxial cable (with transformer). Others: Reserved</td>
</tr>
</tbody>
</table>
TCF1 - Transmit Configuration Register 1


Type: Read / Write
Default Value: 01H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 5</td>
<td>TMF_DEF[2:0]</td>
<td>These bits are valid only in Transmit Dual Rail RZ Format mode and Transmit Single Rail NRZ Format mode. They determine the indication on the TMFn pin. 000: PRBS/ARB indication when the PRBS/ARB detection is switched to the transmit path. Or reserved when the PRBS/ARB detection is switched to the receive path. (default) 001: SAIS indication. 010: TOC indication. 011: TLOS indication. 100: SEXZ indication. 101: SBPV indication in Transmit Dual Rail RZ Format mode. Reserved in Transmit Single Rail NRZ Format mode. 110: SEXZ + SBPV indication in Transmit Dual Rail RZ Format mode. Reserved in Transmit Single Rail NRZ Format mode. 111: SLOS indication in Transmit Single Rail RZ Format mode.</td>
</tr>
<tr>
<td>4</td>
<td>TCK_ES</td>
<td>This bit selects the active edge of the TCLKn pin. 0: Falling edge. (default) 1: Rising edge.</td>
</tr>
<tr>
<td>3</td>
<td>TD_INV</td>
<td>This bit determines the active level on the TDn, TDPn and TDNn pins. 0: Active high. (default) 1: Active low.</td>
</tr>
<tr>
<td>2</td>
<td>T_CODE</td>
<td>This bit selects the line code rule for the transmit path. 0: HDB3. (default) 1: AMI.</td>
</tr>
<tr>
<td>1 - 0</td>
<td>T_MD[1:0]</td>
<td>These bits determines the transmit system interface. 00: Transmit Single Rail NRZ Format system interface. The data is input on TDn in NRZ format and a 2.048 MHz clock is input on TCLKn. 01: Transmit Dual Rail NRZ Format system interface. The data is input on TDPn and TDNn in NRZ format and a 2.048 MHz clock is input on TCLKn. (default) 10: Transmit Dual Rail RZ Format system interface. The data is input on TDPn and TDNn in RZ format. 11: Reserved.</td>
</tr>
</tbody>
</table>
### PULS - Transmit Pulse Configuration Register

Address: 006H, 046H, 086H, 0C6H, 106H, 146H, 186H, 1C6H, (CH1~CH8)
406H, 446H, 486H, 4C6H, 506H, (CH17~CH21)
7C6H (CH0)

Type: Read / Write
Default Value: 02H

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>PULS3</td>
<td>PULS2</td>
<td>PULS1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 4</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>3 - 0</td>
<td>PULS[3:0]</td>
<td>These bits select one of the eight preset waveform templates for short haul application or enable user-programmable arbitrary waveform.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PULS[3:0]</th>
<th>Operation Mode</th>
<th>Transmit Clock</th>
<th>Cable Impedance</th>
<th>Cable Range</th>
<th>Cable Loss</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>E1</td>
<td>2.048 MHz</td>
<td>E1 75 Ω differential interface, Internal Impedance matching mode</td>
<td>-</td>
<td>0 ~ 12 dB</td>
</tr>
<tr>
<td>0001</td>
<td>E1</td>
<td>2.048 MHz</td>
<td>Other E1 interfaces</td>
<td>-</td>
<td>0 ~ 12 dB</td>
</tr>
<tr>
<td>1XXX</td>
<td>User-programmable arbitrary waveform</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>others</td>
<td></td>
<td>Reserved.</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### SCAL - Amplitude Scaling Control Register

Address: 007H, 047H, 087H, 0C7H, 107H, 147H, 187H, 1C7H, (CH1~CH8)
407H, 447H, 487H, 4C7H, 507H, (CH17~CH21)
7C7H (CH0)

Type: Read / Write
Default Value: 36H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 6</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>5 - 0</td>
<td>SCAL[5:0]</td>
<td>These bits specify a scaling factor to be applied to the amplitude of the waveform to be transmitted. The standard value is ‘100001’ for the waveform amplitude. If necessary, increasing or decreasing by ‘1’ from the standard value will result in 3% scaling up or down against the waveform amplitude. Note: The default value for the SCAL[5:0] bits is ‘110110’, which is different from the standard value ‘100001’.</td>
</tr>
</tbody>
</table>

### AWG0 - Arbitrary Waveform Generation Control Register 0

Address: 008H, 048H, 088H, 0C8H, 108H, 148H, 188H, 1C8H, (CH1~CH8)
208H, 248H, 288H, 2C8H, 308H, 348H, 388H, 3C8H, (CH9~CH16)
408H, 448H, 488H, 4C8H, 508H, (CH17~CH21)
7C8H (CH0)

Type: Read / Write
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>DONE</td>
<td>This bit is valid only when the user-programmable arbitrary waveform is enabled (i.e., the PULS[3:0] bits (b3~0, PULS,...) are set to ‘1XXX’). This bit determines whether to enable the data writing/reading from RAM. 0: Disable. (default) 1: Enable.</td>
</tr>
<tr>
<td>5</td>
<td>RW</td>
<td>This bit is valid only when the user-programmable arbitrary waveform is enabled (i.e., the PULS[3:0] bits (b3~0, PULS,...) are set to ‘1XXX’). This bit determines read/write direction. 0: Write data to RAM. (default) 1: Read data from RAM.</td>
</tr>
<tr>
<td>4 - 0</td>
<td>SAMP[4:0]</td>
<td>These bits are valid only when the user-programmable arbitrary waveform is enabled (i.e., the PULS[3:0] bits (b3~0, PULS,...) are set to ‘1XXX’). These bits specify the RAM sample address. 00000: The RAM sample address is 0. (default) 00001: The RAM sample address is 1. 00010: The RAM sample address is 2. ... 10001: The RAM sample address is 17. 10010: The RAM sample address is 18. 10011 ~ 11111: The RAM sample address is 19.</td>
</tr>
</tbody>
</table>
## AWG1 - Arbitrary Waveform Generation Control Register 1

**Address:** 009H, 049H, 089H, 0C9H, 109H, 149H, 189H, 1C9H, (CH1~CH8)
409H, 449H, 489H, 4C9H, 509H, (CH17~CH21)
7C9H (CH0)

**Type:** Read / Write

**Default Value:** 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>6</td>
<td>WDAT6</td>
<td>Reserved. These bits are valid only when the user-programmable arbitrary waveform is enabled (i.e., the PULS[3:0] bits (b3<del>0, PULS,...) are set to '1XXX'). These bits contain the template sample data to be stored in RAM which address is specified by the SAMP[4:0] bits (b4</del>0, AWG0,...). They are not updated until new template sample data is written.</td>
</tr>
<tr>
<td>5</td>
<td>WDAT5</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>WDAT4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>WDAT3</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>WDAT2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>WDAT1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>WDAT0</td>
<td></td>
</tr>
</tbody>
</table>
### RCF0 - Receive Configuration Register 0

**Address:** 00AH, 04AH, 08AH, 0CAH, 10AH, 14AH, 18AH, 1CAH, (CH1~CH8)
20AH, 24AH, 28AH, 2CAH, 30AH, 34AH, 38AH, 3CAH, (CH9~CH16)
40AH, 44AH, 48AH, 4CAH, 50AH, (CH17~CH21)
7CAH (CH0)

**Type:** Read / Write

**Default Value:** 47H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | RCKH   | This bit determines the output on RCLKn when LLOS is detected. This bit is valid only when LLOS is detected and the AIS and pattern generation is disabled in the receive path.  
0: XCLK. (default)  
1: High level. |
| 6   | RHZ    | This bit determines the output of all receive system interfaced pins (including RDn, RDPn, RDNn, RMPn and RCLKn) when the corresponding receiver is powered down.  
0: Low level.  
1: High-Z. (default) |
| 5   | R_OFF  | This bit determines whether the receiver is powered down.  
0: Normal operation. (default)  
1: Power down. |
| 4   | R120IN | This bit is valid only when the receive line interface is in Receive Differential mode and per-channel internal impedance matching configuration is enabled. This bit selects the internal impedance matching mode.  
0: Partially Internal Impedance Matching mode. An internal programmable resistor (IM) and a value-fixed external resistor (Rr) are used. (default)  
1: Fully Internal Impedance Matching mode. Only an internal programmable resistor (IM) is used. |
| 3   | R_SING | This bit determines the receive line interface.  
0: Receive Differential line interface. Both RTIPn and RRINGn are used to receive signal from the line side. (default)  
1: Receive Single Ended line interface. Only RTIPn is used to receive signal. RRINGn should be left open. |
| 2 - 0 | R_TERM[2:0] | These bits are valid only when impedance matching is configured on a per-channel basis. These bits select the impedance matching mode of the receive path to match the cable impedance.  
In Receive Differential mode:  
010: The 120 Ω internal impedance matching is selected for E1 120 Ω twisted pair cable.  
011: The 75 Ω internal impedance matching is selected for E1 75 Ω coaxial cable.  
1XX: External impedance matching is selected for E1 120 Ω twisted pair cable and E1 75 Ω coaxial cable.  
In Receive Single Ended mode, only External Impedance Matching is supported and the setting of these bits is a don’t-care. (default)  
Others: Reserved. |
### RCF1 - Receive Configuration Register 1

Address: 00BH, 04BH, 08BH, 0CBH, 10BH, 14BH, 18BH, 1CBH, (CH1~CH8)
20BH, 24BH, 28BH, 2CBH, 30BH, 34BH, 38BH, 3CBH, (CH9~CH16)
40BH, 44BH, 48BH, 4CBH, 50BH, (CH17~CH21)
7CBH (CH0)

Type: Read / Write
Default Value: 01H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-5</td>
<td>RMF_DEF[2:0]</td>
<td>These bits are valid only in Receive Single Rail NRZ Format mode and Receive Dual Rail Sliced mode. They determine the output on the RMFn pin. 000: PRBS/ARB indication when the PRBS/ARB detection is switched to the receive path. Or reserved when the PRBS/ARB detection is switched to the transmit path. (default) 001: LAIS indication. 010: XOR data of positive and negative sliced data. 011: Recovered clock (RCLK). 100: LEXZ indication. 101: LBPV indication. 110: LEXZ + LBPV indication. 111: LLOS indication.</td>
</tr>
<tr>
<td>4</td>
<td>RCK_ES</td>
<td>This bit selects the active edge of the RCLKn pin. 0: Rising edge. (default) 1: Falling edge.</td>
</tr>
<tr>
<td>3</td>
<td>RD_INV</td>
<td>This bit determines the active level on the RDn, RDPn and RDNn pins. 0: Active high. (default) 1: Active low.</td>
</tr>
<tr>
<td>2</td>
<td>R_CODE</td>
<td>This bit selects the line code rule for the receive path. 0: HDB3. (default) 1: AMI.</td>
</tr>
<tr>
<td>1-0</td>
<td>R_MD[1:0]</td>
<td>These bits determines the receive system interface. 00: Receive Single Rail NRZ Format system interface. The data is output on RDn in NRZ format and a 2.048 MHz recovered clock is output on RCLKn. 01: Receive Dual Rail NRZ Format system interface. The data is output on RDPn and RDNn in NRZ format and a 2.048 MHz recovered clock is output on RCLKn. (default) 10: Receive Dual Rail RZ Format system interface. The data is output on RDPn and RDNn in RZ format and a 2.048 MHz recovered clock is output on RCLKn. 11: Receive Dual Rail Sliced system interface. The data is output on RDPn and RDNn in RZ format directly after passing through the Slicer.</td>
</tr>
</tbody>
</table>
RCF2 - Receive Configuration Register 2

Address: 00CH, 04CH, 08CH, 0CCH, 10CH, 14CH, 18CH, 1CCH, (CH1~CH8)
20CH, 24CH, 28CH, 2CCH, 30CH, 34CH, 38CH, 3CCH, (CH9~CH16)
40CH, 44CH, 48CH, 4CCH, 50CH, (CH17~CH21)
7CCH (CH0)

Type: Read / Write
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 2</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>1 - 0</td>
<td>MG[1:0]</td>
<td>These bits select the Monitor Gain.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00: 0 dB. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>01: 20 dB.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10: 26 dB.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11: 32 dB.</td>
</tr>
</tbody>
</table>
LOS - LOS Configuration Register

Address: 00DH, 04DH, 08DH, 0CDH, 10DH, 14DH, 18DH, 1CDH, (CH1~CH8)
20DH, 24DH, 28DH, 2CDH, 30DH, 34DH, 38DH, 3CDH, (CH9~CH16)
40DH, 44DH, 48DH, 4CDH, 50DH, (CH17~CH21)
7CDH (CH0)

Type: Read / Write
Default Value: 15H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>LAC</td>
<td>This bit selects the LLOS, SLOS and AIS criteria.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: G.775. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: ETSI 300233 &amp; I.431.</td>
</tr>
</tbody>
</table>

| 6-4 | ALOS[2:0]     | These bits select the amplitude threshold (Q). When the amplitude of the data is less than Q Vpp for N consecutive pulse intervals, LLOS is declared. The consecutive pulse intervals (N) are determined by the LAC bit (b7, LOS,...). The ALOS[2:0] settings for Normal Receive mode and Line Monitor mode are different. Refer to below tables. |

### ALOS[2:0] Setting in Normal Receive Mode

<table>
<thead>
<tr>
<th>ALOS[2:0]</th>
<th>Q (Vpp)</th>
<th>vs. 6.0 Vpp (dB)</th>
<th>vs. 4.74 Vpp (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>0.5</td>
<td>21.58</td>
<td>19.54</td>
</tr>
<tr>
<td>001</td>
<td>0.7</td>
<td>18.66</td>
<td>16.61</td>
</tr>
<tr>
<td>010</td>
<td>0.9</td>
<td>16.48</td>
<td>14.43</td>
</tr>
<tr>
<td>011</td>
<td>1.2</td>
<td>13.98</td>
<td>11.93</td>
</tr>
<tr>
<td>100</td>
<td>1.4</td>
<td>12.64</td>
<td>10.59</td>
</tr>
<tr>
<td>101</td>
<td>1.6</td>
<td>11.48</td>
<td>9.43</td>
</tr>
<tr>
<td>110</td>
<td>1.8</td>
<td>10.46</td>
<td>8.41</td>
</tr>
<tr>
<td>111</td>
<td>2.0</td>
<td>9.54</td>
<td>7.49</td>
</tr>
</tbody>
</table>

### ALOS[2:0] Setting in Line Monitor Mode

<table>
<thead>
<tr>
<th>ALOS[2:0]</th>
<th>Q (Vpp)</th>
<th>vs. 6.0 Vpp (dB)</th>
<th>vs. 4.74 Vpp (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>1.0</td>
<td>15.56</td>
<td>13.52</td>
</tr>
<tr>
<td>001 (default)</td>
<td>1.4</td>
<td>12.64</td>
<td>10.59</td>
</tr>
<tr>
<td>010</td>
<td>1.8</td>
<td>10.46</td>
<td>8.41</td>
</tr>
<tr>
<td>011</td>
<td>2.2</td>
<td>8.71</td>
<td>6.67</td>
</tr>
<tr>
<td>1xx</td>
<td></td>
<td>reserved</td>
<td></td>
</tr>
</tbody>
</table>

| 3-2 | TALOS[1:0] | These bits select the amplitude threshold. When the amplitude of the data is less than the threshold for a certain period, TLOS is declared. The period is determined by the TDLOS bits (b1=0, LOS,...). When the amplitude of a pulse is above the threshold, TLOS is cleared. |

For Differential line interface:
00: 1.2 Vp.
01: 0.9 Vp. (default)
10: 0.6 Vp.
11: 0.4 Vp.

For Single Ended line interface:
00: 0.61 Vp.
01: 0.48 Vp. (default)
10: 0.32 Vp.
11: 0.24 Vp.
### TDLOS[1:0]
These bits select the period. When the amplitude of the data is less than a certain voltage for the period, TLOS is declared. The voltage is determined by the TALOS bits (b3~2, LOS,...).
- 00: 16-pulse.
- 01: 32-pulse. (default)
- 1X: 64-pulse.

### ERR - Error Detection & Insertion Control Register

| Address: 00EH, 04EH, 08EH, 0CEH, 10EH, 14EH, 18EH, TCEH, (CH1~CH8) |
| 20EH, 24EH, 28EH, 2CEH, 30EH, 34EH, 38EH, 3CEH, (CH9~CH16) |
| 40EH, 44EH, 48EH, 4CEH, 50EH, (CH17~CH21) |
| 7CEH (CH0) |

Type: Read / Write  
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7 | EXZ_DEF | This bit selects the EXZ definition standard.  
0: ANSI. (default)  
1: FCC. |
| 6 | BPV_INS | This bit controls whether to insert a bipolar violation (BPV) to the transmit path.  
Writing '1' to this bit will insert a BPV on the next available mark in the data stream to be transmitted.  
This bit is cleared once the BPV insertion is completed. |
| 5 | ERR_INS | This bit controls whether to insert a single bit error to the generated PRBS/ARB pattern.  
A transition from '0' to '1' on this bit will insert a single bit error to the generated PRBS/ARB pattern.  
This bit is cleared once the single bit error insertion is completed. |
| 4 - 0 | CNT_SEL[2:0] | These bits select what kind of error to be counted by the internal Error Counter.  
000: Disable. (default)  
001: LBPV.  
010: LEXZ.  
011: LBPV + LEXZ.  
100: SBPV.  
101: SEXZ.  
110: SBPV + SEXZ.  
111: PRBS/ARB error. |
| 1 | CNT_MD | This bit determines whether the ERRCH & ERRCL registers are updated automatically or manually.  
0: Manually by setting the CNT_STOP bit (b0, ERR,...). (default)  
1: Every-one second automatically. |
| 0 | CNT_STOP | This bit is valid only when the CNT_MD bit (b1, ERR,...) is '0'.  
A transition from '0' to '1' on this bit updates the ERRCH & ERRCL registers.  
This bit must be cleared before the next round. |
### AISG - AIS Generation Control Register

Address: 00FH, 04FH, 08FH, 0CFH, 10FH, 14FH, 18FH, 1CFH, (CH1~CH8)
20FH, 24FH, 28FH, 2CFH, 30FH, 34FH, 38FH, 3CFH, (CH9~CH16)
40FH, 44FH, 48FH, 4CFH, 50FH, (CH17~CH21)
7CFH (CH0)

Type: Read / Write
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 4</td>
<td></td>
<td>Reserved.</td>
</tr>
<tr>
<td>3</td>
<td>ASAIS_SLOS</td>
<td>This bit controls the AIS generation in the receive path once SLOS is detected.</td>
</tr>
<tr>
<td>2</td>
<td>ASAIS_LLOS</td>
<td>This bit controls the AIS generation in the receive path once LLOS is detected.</td>
</tr>
<tr>
<td>1</td>
<td>ALAIS_SLOS</td>
<td>This bit controls the AIS generation in the transmit path once SLOS is detected.</td>
</tr>
<tr>
<td>0</td>
<td>ALAIS_LLOS</td>
<td>This bit controls the AIS generation in the transmit path once LLOS is detected.</td>
</tr>
</tbody>
</table>
## PG - Pattern Generation Control Register

Address: 010H, 050H, 090H, 0D0H, 110H, 150H, 190H, 1D0H, (CH1~CH8)
210H, 250H, 290H, 2D0H, 310H, 350H, 390H, 3D0H, (CH9~CH16)
410H, 450H, 490H, 4D0H, 510H, (CH17~CH21)
7D0H (CH0)
Type: Read / Write
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>6</td>
<td>PG_CK</td>
<td>This bit selects the reference clock when the pattern (including PRBS, ARB &amp; IB) is generated. When the pattern is generated in the receive path: 0: XCLK. (default) 1: Recovered clock from the received signal. When the pattern is generated in the transmit path: 0: XCLK. (default) 1: Transmit clock, i.e., the clock input on TCLKn (in Transmit Single Rail NRZ Format mode and in Transmit Dual Rail NRZ Format mode) or the clock recovered from the data input on TDPn and TDNn (in Transmit Dual Rail RZ Format mode)</td>
</tr>
<tr>
<td>5 - 4</td>
<td>PG_EN[1:0]</td>
<td>These bits select the pattern to be generated. 00: Disable. (default) 01: PRBS. 10: ARB. 11: IB.</td>
</tr>
<tr>
<td>3</td>
<td>PG_POS</td>
<td>This bit selects the pattern (including PRBS, ARB &amp; IB) generation direction. 0: Transmit path. (default) 1: Receive path.</td>
</tr>
<tr>
<td>2</td>
<td>PAG_INV</td>
<td>This bit controls whether to invert the generated PRBS/ARB pattern. 0: Normal. (default) 1: Invert.</td>
</tr>
<tr>
<td>1 - 0</td>
<td>PRBG_SEL[1:0]</td>
<td>These bits are valid only when the PRBS pattern is generated. They select the PRBS pattern. 00: $2^{20} - 1$ QRSS. (default) 01: $2^{15} - 1$ PRBS. 1X: $2^{11} - 1$ PRBS.</td>
</tr>
</tbody>
</table>
**IDT82P2521 21(+1) CHANNEL HIGH-DENSITY E1 LINE INTERFACE UNIT**

**PD - Pattern Detection Control Register**

Address: 011H, 051H, 091H, 0D1H, 111H, 151H, 191H, 1D1H, (CH1~CH8)
211H, 251H, 291H, 2D1H, 311H, 351H, 391H, 3D1H, (CH9~CH16)
411H, 451H, 491H, 4D1H, 511H, (CH17~CH21)
7D1H (CH0)

Type: Read / Write
Default Value: 03H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 4</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>3</td>
<td>PD_POS</td>
<td>This bit selects the pattern (including PRBS, ARB &amp; IB) detection direction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Receive path. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Transmit path.</td>
</tr>
<tr>
<td>2</td>
<td>PAD_INV</td>
<td>This bit controls whether to invert the data before PRBS/ARB detection.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Normal. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Invert.</td>
</tr>
<tr>
<td>1 - 0</td>
<td>PAD_SEL[1:0]</td>
<td>These bits select the desired PRBS/ARB pattern to be detected.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00: $2^{20} - 1$ QRSS.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>01: $2^{15} - 1$ PRBS.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10: $2^{11} - 1$ PRBS.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11: ARB. (default)</td>
</tr>
</tbody>
</table>
### ARBL - Arbitrary Pattern Generation / Detection Low-Byte Register

Address: 012H, 052H, 092H, 0D2H, 112H, 152H, 192H, 1D2H, (CH1~CH8)
212H, 252H, 292H, 2D2H, 312H, 352H, 392H, 3D2H, (CH9~CH16)
412H, 452H, 492H, 4D2H, 512H, (CH17~CH21)
7D2H (CH0)

Type: Read / Write
Default Value: 55H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 0</td>
<td>ARB[7:0]</td>
<td>These bits, together with the ARB[23:8] bits, define the ARB pattern to be generated or detected. The ARB23 bit is the first bit to be generated or detected and the ARB0 bit is the last bit to be generated or detected.</td>
</tr>
</tbody>
</table>

### ARBM - Arbitrary Pattern Generation / Detection Middle-Byte Register

Address: 013H, 053H, 093H, 0D3H, 113H, 153H, 193H, 1D3H, (CH1~CH8)
213H, 253H, 293H, 2D3H, 313H, 353H, 393H, 3D3H, (CH9~CH16)
413H, 453H, 493H, 4D3H, 513H, (CH17~CH21)
7D3H (CH0)

Type: Read / Write
Default Value: 55H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 0</td>
<td>ARB[15:8]</td>
<td>(Refer to the description of the ARBL register.)</td>
</tr>
</tbody>
</table>

### ARBH - Arbitrary Pattern Generation / Detection High-Byte Register

Address: 014H, 054H, 094H, 0D4H, 114H, 154H, 194H, 1D4H, (CH1~CH8)
414H, 454H, 494H, 4D4H, 514H, (CH17~CH21)
7D4H (CH0)

Type: Read / Write
Default Value: 55H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 0</td>
<td>ARB[23:16]</td>
<td>(Refer to the description of the ARBL register.)</td>
</tr>
</tbody>
</table>
IBL - Inband Loopback Control Register

Address: 015H, 055H, 095H, 0D5H, 115H, 155H, 195H, 1D5H, (CH1~CH8)
        415H, 455H, 495H, 4D5H, 515H, (CH17~CH21)
        7D5H (CH0)
Type: Read / Write
Default Value: 01H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 6</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>5 - 4</td>
<td>IBGL[1:0]</td>
<td>These bits define the length of the valid IB generation code programmed in the IBG[7:0] bits (b7~0, IBG,...).</td>
</tr>
<tr>
<td></td>
<td>00: 5-bit long in the IBG[4:0] bits (b4~0, IBG,...). (default)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>01: 6-bit long in the IBG[5:0] bits (b5~0, IBG,...).</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10: 7-bit long in the IBG[6:0] bits (b6~0, IBG,...).</td>
<td></td>
</tr>
<tr>
<td></td>
<td>11: 8-bit long in the IBG[7:0] bits (b7~0, IBG,...).</td>
<td></td>
</tr>
<tr>
<td>3 - 2</td>
<td>IBAL[1:0]</td>
<td>These bits define the length of the valid target activate IB detection code programmed in the IBA[7:0] bits (b7~0, IBDA,...).</td>
</tr>
<tr>
<td></td>
<td>00: 5-bit long in the IBA[4:0] bits (b4~0, IBDA,...). (default)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>01: 6-bit long in the IBA[5:0] bits (b5~0, IBDA,...).</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10: 7-bit long in the IBA[6:0] bits (b6~0, IBDA,...).</td>
<td></td>
</tr>
<tr>
<td></td>
<td>11: 8-bit long in the IBA[7:0] bits (b7~0, IBDA,...).</td>
<td></td>
</tr>
<tr>
<td>1 - 0</td>
<td>IBDL[1:0]</td>
<td>These bits define the length of the valid target deactivate IB detection code programmed in the IBD[7:0] bits (b7~0, IBDD,...).</td>
</tr>
<tr>
<td></td>
<td>00: 5-bit long in the IBD[4:0] bits (b4~0, IBDD,...).</td>
<td></td>
</tr>
<tr>
<td></td>
<td>01: 6-bit long in the IBD[5:0] bits (b5~0, IBDD,...). (default)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10: 7-bit long in the IBD[6:0] bits (b6~0, IBDD,...).</td>
<td></td>
</tr>
<tr>
<td></td>
<td>11: 8-bit long in the IBD[7:0] bits (b7~0, IBDD,...).</td>
<td></td>
</tr>
</tbody>
</table>

IBG - Inband Loopback Generation Code Definition Register

Address: 016H, 056H, 096H, 0D6H, 116H, 156H, 196H, 1D6H, (CH1~CH8)
        416H, 456H, 496H, 4D6H, 516H, (CH17~CH21)
        7D6H (CH0)
Type: Read / Write
Default Value: 01H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 0</td>
<td>IBG[7:0]</td>
<td>The IBG[7:0] bits define the content of the IB generation code. The ‘X’ is determined by the IBGL[1:0] bits (b5~4, IBL,...). The IBG0 bit is the last bit to be generated. The code is generated repeatedly until the IB generation is stopped.</td>
</tr>
</tbody>
</table>
**IBDA - Inband Loopback Detection Target Activate Code Definition Register**

Address: 017H, 057H, 097H, 0D7H, 117H, 157H, 197H, 1D7H, (CH1~CH8)
417H, 457H, 497H, 4D7H, 517H, (CH17~CH21)
7D7H (CH0)

Type: Read / Write
Default Value: 01H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-0</td>
<td>IBA[7:0]</td>
<td>The IBA[X:0] bits define the content of the target activate IB detection code. The 'X' is determined by the IBAL[1:0] bits (b3~2, IBL,...). The IBA0 bit is the last bit to be detected.</td>
</tr>
</tbody>
</table>

**IBDD - Inband Loopback Detection Target Deactivate Code Definition Register**

Address: 018H, 058H, 098H, 0D8H, 118H, 158H, 198H, 1D8H, (CH1~CH8)
418H, 458H, 498H, 4D8H, 518H, (CH17~CH21)
7D8H (CH0)

Type: Read / Write
Default Value: 09H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-0</td>
<td>IBD[7:0]</td>
<td>The IBD[X:0] bits define the content of the target deactivate IB detection code. The 'X' is determined by the IBDL[1:0] bits (b1~0, IBL,...). The IBD0 bit is the last bit to be detected.</td>
</tr>
</tbody>
</table>
# LOOP - Loopback Control Register

Address: 019H, 059H, 099H, 0D9H, 119H, 159H, 199H, 1D9H, (CH1~CH8)
419H, 459H, 499H, 4D9H, 519H, (CH17~CH21)
7D9H (CH0)

Type: Read / Write
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 - 4</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
| 3 | AUTOLP | This bit determines whether automatic Digital/Remote Loopback is enabled.  
0: Automatic Digital/Remote Loopback is disabled. (default)  
1: Automatic Digital/Remote Loopback is enabled. The corresponding channel will enter Digital/Remote Loopback when the activate IB code is detected in the transmit/receive path for more than 5.1 sec.; and will return from Digital/Remote Loopback when the deactivate IB code is detected in the transmit/receive path for more than 5.1 sec. |
| 2 | DLP | This bit controls whether Digital Loopback is enabled.  
0: Disable. (default)  
1: Enable. |
| 1 | RLP | This bit controls whether Remote Loopback is enabled.  
0: Disable. (default)  
1: Enable. |
| 0 | ALP | This bit controls whether Analog Loopback is enabled.  
0: Disable. (default)  
1: Enable. |
**INTES - Interrupt Trigger Edges Select Register**

Address: 01AH, 05AH, 09AH, 0DAH, 11AH, 15AH, 19AH, 1DAH, (CH1~CH8)  
41AH, 45AH, 49AH, 4DAH, 51AH, (CH17~CH21)  
7DAH (CH0)

Type: Read / Write

Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
| 6   | AIS_IES | This bit selects the transition edge of the LAIS_S bit (b6, STAT1,...) and the SAIS_S bit (b7, STAT1,...).  
0: A transition from '0' to '1' on the LAIS_S bit (b6, STAT1,...) / the SAIS_S bit (b7, STAT1,...) will set the LAIS_IS bit (b6, INTS1,...) / the SAIS_IS bit (b7, INTS1,...) to '1' respectively. (default)  
1: Any transition from '0' to '1' or from '1' to '0' on the LAIS_S bit (b6, STAT1,...) / the SAIS_S bit (b7, STAT1,...) will set the LAIS_IS bit (b6, INTS1,...) / the SAIS_IS bit (b7, INTS1,...) to '1' respectively. |
| 5   | PA_IES | This bit selects the transition edge of the PA_S bit (b5, STAT1,...).  
0: A transition from '0' to '1' on the PA_S bit (b5, STAT1,...) will set the PA_IS bit (b5, INTS1,...) to '1'. (default)  
1: Any transition from '0' to '1' or from '1' to '0' on the PA_S bit (b5, STAT1,...) will set the PA_IS bit (b5, INTS1,...) to '1'. |
| 4   | TOC_IES | This bit selects the transition edge of the TOC_S bit (b4, STAT0,...).  
0: A transition from '0' to '1' on the TOC_S bit (b4, STAT0,...) will set the TOC_IS bit (b4, INTS0,...) to '1'. (default)  
1: Any transition from '0' to '1' or from '1' to '0' on the TOC_S bit (b4, STAT0,...) will set the TOC_IS bit (b4, INTS0,...) to '1'. |
| 3   | TCKLOS_IES | This bit selects the transition edge of the TCKLOS_S bit (b3, STAT0,...).  
0: A transition from '0' to '1' on the TCKLOS_S bit (b3, STAT0,...) will set the TCKLOS_IS bit (b3, INTS0,...) to '1'. (default)  
1: Any transition from '0' to '1' or from '1' to '0' on the TCKLOS_S bit (b3, STAT0,...) will set the TCKLOS_IS bit (b3, INTS0,...) to '1'. |
| 2   | TLOS_IES | This bit selects the transition edge of the TLOS_S bit (b2, STAT0,...).  
0: A transition from '0' to '1' on the TLOS_S bit (b2, STAT0,...) will set the TLOS_IS bit (b2, INTS0,...) to '1'. (default)  
1: Any transition from '0' to '1' or from '1' to '0' on the TLOS_S bit (b2, STAT0,...) will set the TLOS_IS bit (b2, INTS0,...) to '1'. |
| 1   | LOS_IES | This bit selects the transition edge of the LLOS_S bit (b0, STAT0,...) and the SLOS_S bit (b1, STAT0,...).  
0: A transition from '0' to '1' on the LLOS_S bit (b0, STAT0,...) / the SLOS_S bit (b1, STAT0,...) will set the LLOS_IS bit (b0, INTS0,...) / the SLOS_IS bit (b1, INTS0,...) to '1' respectively. (default)  
1: Any transition from '0' to '1' or from '1' to '0' on the LLOS_S bit (b0, STAT0,...) / the SLOS_S bit (b1, STAT0,...) will set the LLOS_IS bit (b0, INTS0,...) / the SLOS_IS bit (b1, INTS0,...) to '1' respectively. |
| 0   | IB_IES | This bit selects the transition edge of the IBA_S bit (b1, STAT1,...) and the IBD_S bit (b0, STAT1,...).  
0: A transition from '0' to '1' on the IBA_S bit (b1, STAT1,...) / the IBD_S bit (b0, STAT1,...) will set the IBA_IS bit (b1, INTS1,...) / the IBD_IS bit (b0, INTS1,...) to '1' respectively. (default)  
1: Any transition from '0' to '1' or from '1' to '0' on the IBA_S bit (b1, STAT1,...) / the IBD_S bit (b0, STAT1,...) will set the IBA_IS bit (b1, INTS1,...) / the IBD_IS bit (b0, INTS1,...) to '1' respectively. |
### INTM0 - Interrupt Mask Register 0

Address: 01BH, 05BH, 09BH, 0DBH, 11BH, 15BH, 19BH, 1DBH, (CH1~CH8)
21BH, 25BH, 29BH, 2DBH, 31BH, 35BH, 39BH, 3DBH, (CH9~CH16)
41BH, 45BH, 49BH, 4DBH, 51BH, (CH17~CH21)
7DBH (CH0)

Type: Read / Write
Default Value: FFH

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>DAC_IM</td>
<td>This bit is the waveform amplitude overflow interrupt mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>6</td>
<td>TJA_IM</td>
<td>This bit is the TJA FIFO overflow and underflow interrupt mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>5</td>
<td>RJA_IM</td>
<td>This bit is the RJA FIFO overflow and underflow interrupt mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>4</td>
<td>TOC_IM</td>
<td>This bit is the Line Driver TOC interrupt mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>3</td>
<td>TCKLOS_IM</td>
<td>This bit is the TCLKn missing interrupt mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>2</td>
<td>TLOS_IM</td>
<td>This bit is the TLOS interrupt mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>1</td>
<td>SLOS_IM</td>
<td>This bit is the SLOS interrupt mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>0</td>
<td>LLOS_IM</td>
<td>This bit is the LLOS interrupt mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Interrupt is masked. (default)</td>
</tr>
</tbody>
</table>
### INTM1 - Interrupt Mask Register 1

Address: 01CH, 05CH, 09CH, 0DCH, 11CH, 15CH, 19CH, 1DCH, (CH1~CH8)
21CH, 25CH, 29CH, 2DCH, 31CH, 35CH, 39CH, 3DCH, (CH9~CH16)
41CH, 45CH, 49CH, 4DCH, 51CH, (CH17~CH21)
7DCH (CH0)

Type: Read / Write
Default Value: EFH

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>SAIS_IM</td>
<td>This bit is the SAIS interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>6</td>
<td>LAIS_IM</td>
<td>This bit is the LAIS interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>5</td>
<td>PA_IM</td>
<td>This bit is the PRBS/ARB pattern synchronization interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>4 - 2</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>1</td>
<td>IBA_IM</td>
<td>This bit is the activate IB code interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>0</td>
<td>IBD_IM</td>
<td>This bit is the deactivate IB code interrupt mask. 0: Interrupt is enabled. 1: Interrupt is masked. (default)</td>
</tr>
</tbody>
</table>
INTM2 - Interrupt Mask Register 2

Address: 01DH, 05DH, 09DH, 0DDH, 11DH, 15DH, 19DH, 1DDH, (CH1~CH8)
21DH, 25DH, 29DH, 2DDH, 31DH, 35DH, 39DH, 3DDH, (CH9~CH16)
41DH, 45DH, 49DH, 4DDH, 51DH, (CH17~CH21)
7DDH (CH0)
Type: Read / Write
Default Value: 3FH

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>6</td>
<td>SBPV_IM</td>
<td>This bit is the SBPV interrupt mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>5</td>
<td>LBPV_IM</td>
<td>This bit is the LBPV interrupt mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>4</td>
<td>SEXZ_IM</td>
<td>This bit is the SEXZ interrupt mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>3</td>
<td>LEXZ_IM</td>
<td>This bit is the LEXZ interrupt mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>2</td>
<td>ERR_IM</td>
<td>This bit is the PRBS/ARB error interrupt mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Interrupt is masked. (default)</td>
</tr>
<tr>
<td>1</td>
<td>CNTOV_IM</td>
<td>This bit is the ERRCH and ERRCL registers overflow interrupt mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Interrupt is masked. (default)</td>
</tr>
</tbody>
</table>
## STAT0 - Status Register 0

Address: 01EH, 05EH, 09EH, 0DEH, 11EH, 15EH, 19EH, 1DEH, (CH1~CH8)
21EH, 25EH, 29EH, 2DEH, 31EH, 35EH, 39EH, 3DEH, (CH9~CH16)
41EH, 45EH, 49EH, 4DEH, 51EH, (CH17~CH21)
7DEH (CH0)

Type: Read
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>AUTOLP_S</td>
<td>This bit indicates the automatic Digital/Remote Loopback status.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Out of automatic Digital/Remote Loopback. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: In automatic Digital/Remote Loopback.</td>
</tr>
<tr>
<td>6 - 5</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>TOC_S</td>
<td>This bit indicates the TOC status.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No TOC is detected. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: TOC is detected.</td>
</tr>
<tr>
<td>3</td>
<td>TCKLOS_S</td>
<td>This bit indicates the TCLKn missing status.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: TCLKn is not missing. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: TCLKn is missing.</td>
</tr>
<tr>
<td>2</td>
<td>TLOS_S</td>
<td>This bit indicates the TLOS status.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No TLOS is detected. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: TLOS is detected.</td>
</tr>
<tr>
<td>1</td>
<td>SLOS_S</td>
<td>This bit indicates the SLOS status.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No SLOS is detected. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: SLOS is detected.</td>
</tr>
<tr>
<td>0</td>
<td>LLOS_S</td>
<td>This bit indicates the LLOS status.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No LLOS is detected. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: LLOS is detected.</td>
</tr>
</tbody>
</table>
### STAT1 - Status Register 1

Address: 01FH, 05FH, 09FH, 0DFH, 11FH, 15FH, 19FH, 1DFH, (CH1~CH8)
21FH, 25FH, 29FH, 2DFH, 31FH, 35FH, 39FH, 3DFH, (CH9~CH16)
41FH, 45FH, 49FH, 4DFH, 51FH, (CH17~CH21)
7DFH (CH0)

Type: Read
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 7   | SAIS_S | This bit indicates the SAIS status.  
0: No SAIS is detected. (default)  
1: SAIS is detected. |
| 6   | LAIS_S | This bit indicates the LAIS status.  
0: No LAIS is detected. (default)  
1: LAIS is detected. |
| 5   | PA_S  | This bit indicates the PRBS/ARB pattern synchronization status.  
0: The PRBS/ARB pattern is out of synchronization. (default)  
1: The PRBS/ARB pattern is in synchronization. |
| 4 - 2 | - | Reserved. |
| 1   | IBA_S | This bit indicates the activate IB code status.  
0: No activate IB code is detected. (default)  
1: Activate IB code is detected for more than 40 ms when the AUTOLP bit (b3, LOOP,...) is ‘0’ or activate IB code is detected for more than 5.1 sec. when the AUTOLP bit (b3, LOOP,...) is ‘1’. |
| 0   | IBD_S | This bit indicates the deactivate IB code status.  
0: No deactivate IB code is detected. (default)  
1: Deactivate IB code is detected for more than 30 ms when the AUTOLP bit (b3, LOOP,...) is ‘0’ or deactivate IB code is detected for more than 5.1 sec. when the AUTOLP bit (b3, LOOP,...) is ‘1’.
### INTS0 - Interrupt Status Register 0

Address: 020H, 060H, 0A0H, 0E0H, 120H, 160H, 1A0H, 1E0H, (CH7~CH8)  
220H, 260H, 2A0H, 2E0H, 320H, 360H, 3A0H, 3E0H, (CH9~CH16)  
420H, 460H, 4A0H, 4E0H, 520H, (CH17~CH21)  
7E0H (CH0)

Type: Read / Write  
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>DAC_IS</td>
<td>This bit indicates the interrupt status of the waveform amplitude overflow.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No waveform amplitude overflow interrupt is generated; or a ‘1’ is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Waveform amplitude overflow interrupt is generated and is reported by the INT pin.</td>
</tr>
<tr>
<td>6</td>
<td>TJA_IS</td>
<td>This bit indicates the interrupt status of the TJA FIFO overflow or underflow.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No TJA FIFO overflow or underflow interrupt is generated; or a ‘1’ is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: TJA FIFO overflow or underflow interrupt is generated and is reported by the INT pin.</td>
</tr>
<tr>
<td>5</td>
<td>RJA_IS</td>
<td>This bit indicates the interrupt status of the RJA FIFO overflow or underflow.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No RJA FIFO overflow or underflow interrupt is generated; or a ‘1’ is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: RJA FIFO overflow or underflow interrupt is generated and is reported by the INT pin.</td>
</tr>
<tr>
<td>4</td>
<td>TOC_IS</td>
<td>This bit indicates the interrupt status of the Line Driver TOC.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No TOC interrupt is generated; or a ‘1’ is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: TOC interrupt is generated and is reported by the INT pin. When the TOC_IES bit (b4, INTES,...) is ‘0’, a transition from ‘0’ to ‘1’ on the TOC_S bit (b4, STAT0,...) set this bit to ‘1’; when the TOC_IES bit (b4, INTES,...) is ‘1’, any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the TOC_S bit (b4, STAT0,...) set this bit to ‘1’.</td>
</tr>
<tr>
<td>3</td>
<td>TCKLOS_IS</td>
<td>This bit indicates the interrupt status of the TCLKn missing.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No TCLKn missing interrupt is generated; or a ‘1’ is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: TCLKn missing interrupt is generated and is reported by the INT pin. When the TCKLOS_IES bit (b3, INTES,...) is ‘0’, a transition from ‘0’ to ‘1’ on the TCKLOS_S bit (b3, STAT0,...) set this bit to ‘1’; when the TCKLOS_IES bit (b3, INTES,...) is ‘1’, any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the TCKLOS_S bit (b3, STAT0,...) set this bit to ‘1’.</td>
</tr>
<tr>
<td>2</td>
<td>TLOS_IS</td>
<td>This bit indicates the interrupt status of TLOS.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No TLOS interrupt is generated; or a ‘1’ is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: TLOS interrupt is generated and is reported by the INT pin. When the TLOS_IES bit (b2, INTES,...) is ‘0’, a transition from ‘0’ to ‘1’ on the TLOS_S bit (b2, STAT0,...) set this bit to ‘1’; when the TLOS_IES bit (b2, INTES,...) is ‘1’, any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the TLOS_S bit (b2, STAT0,...) set this bit to ‘1’.</td>
</tr>
<tr>
<td>1</td>
<td>SLOS_IS</td>
<td>This bit indicates the interrupt status of the SLOS.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No SLOS interrupt is generated; or a ‘1’ is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: SLOS interrupt is generated and is reported by the INT pin. When the LOS_IES bit (b1, INTES,...) is ‘0’, a transition from ‘0’ to ‘1’ on the SLOS_S bit (b1, STAT0,...) set this bit to ‘1’; when the LOS_IES bit (b1, INTES,...) is ‘1’, any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the SLOS_S bit (b1, STAT0,...) set this bit to ‘1’.</td>
</tr>
<tr>
<td>0</td>
<td>LLOS_IS</td>
<td>This bit indicates the interrupt status of the LLOS.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No LLOS interrupt is generated; or a ‘1’ is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: LLOS interrupt is generated and is reported by the INT pin. When the LOS_IES bit (b0, INTES,...) is ‘0’, a transition from ‘0’ to ‘1’ on the LLOS_S bit (b0, STAT0,...) set this bit to ‘1’; when the LOS_IES bit (b1, INTES,...) is ‘1’, any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the LLOS_S bit (b0, STAT0,...) set this bit to ‘1’.</td>
</tr>
</tbody>
</table>
## INTS1 - Interrupt Status Register 1

Address: 021H, 061H, 0A1H, 0E1H, 121H, 161H, 1A1H, 1E1H, (CH1~CH8)  
221H, 261H, 2A1H, 2E1H, 321H, 361H, 3A1H, 3E1H, (CH9~CH16)  
421H, 461H, 4A1H, 4E1H, 521H, 561H, 5A1H, 5E1H, (CH17~CH21)  
7E1H (CH0)

Type: Read / Write  
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
<th>Address Range</th>
</tr>
</thead>
</table>
| 7   | SAIS_IS| This bit indicates the interrupt status of the SAIS.  
0: No SAIS interrupt is generated; or a ‘1’ is written to this bit. (default)  
1: SAIS interrupt is generated and is reported by the INT pin. When the AIS_IES bit (b6, INTES,...) is ‘0’, a transition from ‘0’ to ‘1’ on the SAIS_S bit (b7, STAT1,...) set this bit to ‘1’; when the AIS_IES bit (b6, INTES,...) is ‘1’, any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the SAIS_S bit (b7, STAT1,...) set this bit to ‘1’. |
| 6   | LAIS_IS| This bit indicates the interrupt status of the LAIS.  
0: No LAIS interrupt is generated; or a ‘1’ is written to this bit. (default)  
1: LAIS interrupt is generated and is reported by the INT pin. When the AIS_IES bit (b6, INTES,...) is ‘0’, a transition from ‘0’ to ‘1’ on the LAIS_S bit (b6, STAT1,...) set this bit to ‘1’; when the AIS_IES bit (b6, INTES,...) is ‘1’, any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the LAIS_S bit (b6, STAT1,...) set this bit to ‘1’. |
| 5   | PA_IS  | This bit indicates the interrupt status of the PRBS/ARB pattern synchronization.  
0: No PRBS/ARB pattern synchronization interrupt is generated; or a ‘1’ is written to this bit. (default)  
1: PRBS/ARB pattern synchronization interrupt is generated and is reported by the INT pin. When the PA_IES bit (b5, INTES,...) is ‘0’, a transition from ‘0’ to ‘1’ on the PA_S bit (b5, STAT1,...) set this bit to ‘1’; when the PA_IES bit (b5, INTES,...) is ‘1’, any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the PA_S bit (b5, STAT1,...) set this bit to ‘1’. |
|     |        | Reserved                                                                     |               |
INTS2 - Interrupt Status Register 2

Address: 022H, 062H, 0A2H, 122H, 162H, 1A2H, 1E2H, (CH1~CH8)
422H, 462H, 4A2H, 4E2H, 522H, (CH17~CH21)
7E2H (CH0)

Type: Read / Write
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:6</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>5</td>
<td>SBPV_IS</td>
<td>This bit indicates the interrupt status of the SBPV.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No SBPV interrupt is generated; or a ‘1’ is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: SBPV interrupt is generated and is reported by the INT pin.</td>
</tr>
<tr>
<td>4</td>
<td>LBPV_IS</td>
<td>This bit indicates the interrupt status of the LBPV.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No LBPV interrupt is generated; or a ‘1’ is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: LBPV interrupt is generated and is reported by the INT pin.</td>
</tr>
<tr>
<td>3</td>
<td>SEXZ_IS</td>
<td>This bit indicates the interrupt status of the SEXZ.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No SEXZ interrupt is generated; or a ‘1’ is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: SEXZ interrupt is generated and is reported by the INT pin.</td>
</tr>
<tr>
<td>2</td>
<td>LEXZ_IS</td>
<td>This bit indicates the interrupt status of the LEXZ.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No LEXZ interrupt is generated; or a ‘1’ is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: LEXZ interrupt is generated and is reported by the INT pin.</td>
</tr>
<tr>
<td>1</td>
<td>ERR_IS</td>
<td>This bit indicates the interrupt status of the PRBS/ARB error.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No PRBS/ARB error interrupt is generated; or a ‘1’ is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: PRBS/ARB error interrupt is generated and is reported by the INT pin.</td>
</tr>
<tr>
<td>0</td>
<td>CNTOV_IS</td>
<td>This bit indicates the interrupt status of the ERRCH and ERRCL registers overflow.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: No ERRCH or ERRCL register overflow interrupt is generated; or a ‘1’ is written to this bit. (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: ERRCH and ERRCL registers overflow interrupt is generated and is reported by the INT pin.</td>
</tr>
</tbody>
</table>
### ERRCL - Error Counter Low-Byte Register

Address: 023H, 063H, 0A3H, 0E3H, 123H, 163H, 1A3H, 1E3H, (CH1~CH8)
223H, 263H, 2A3H, 2E3H, 323H, 363H, 3A3H, 3E3H, (CH9~CH16)
423H, 463H, 4A3H, 4E3H, 523H, (CH17~CH21)
7E3H (CH0)
Type: Read
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>ERRC7</td>
<td>These bits, together with the ERRC[15:8] bits, reflect the accumulated error number in the internal Error Counter. They are updated automatically or manually, as determined by the CNT_MD bit (b1, ERR,...). They should be read in the next round of error counting; otherwise, they will be overwritten.</td>
</tr>
<tr>
<td>6</td>
<td>ERRC6</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>ERRC5</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ERRC4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>ERRC3</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ERRC2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>ERRC1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>ERRC0</td>
<td></td>
</tr>
</tbody>
</table>

### ERRCH - Error Counter High-Byte Register

Address: 024H, 064H, 0A4H, 0E4H, 124H, 164H, 1A4H, 1E4H, (CH1~CH8)
424H, 464H, 4A4H, 4E4H, 524H, (CH17~CH21)
7E4H (CH0)
Type: Read
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>ERRC15</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>ERRC14</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>ERRC13</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ERRC12</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>ERRC11</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ERRC10</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>ERRC9</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>ERRC8</td>
<td></td>
</tr>
</tbody>
</table>

(Refer to the description of the ERRCL register.)
**JM - Jitter Measurement Configuration For Channel 0 Register**

Address: 7E5H  
Type: Read / Write  
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>6</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>JM_STOP</td>
<td>This bit is valid only when the JM_MD bit (b1, JM) is ‘0’. A transition from ‘0’ to ‘1’ on this bit updates the JIT_PH, JIT_PL, and JIT_NH, JIT_NL registers. This bit must be cleared before the next round.</td>
</tr>
</tbody>
</table>
| 1   | JM_MD     | This bit selects the jitter measurement period.  
|        |           | 0: The period is determined manually by setting the JM_STOP bit (b2, JM). (default)  
|        |           | 1: The period is one second automatically.                                                                                                                                 |
| 0   | JM_BW     | This bit selects the bandwidth of the measured jitter.  
|        |           | 0: 20 Hz ~ 100 KHz. (default)  
|        |           | 1: 18 KHz ~ 100 KHz.                                                                                                                                 |

**JIT_PL - Positive Peak Jitter Measurement Low-Byte Register**

Address: 7E6H  
Type: Read  
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>These bits, together with the JIT_P[11:8] bits, reflect the greatest positive peak value of the demodulated jitter signal which is measured by channel 0. They are updated automatically or manually, as determined by the JM_MD bit (b1, JM). They should be read in the next round of jitter measurement; otherwise, they will be overwritten. The relationship between the greatest positive peak value and the indication in these bits is: Positive Peak = [JIT_PH, JIT_PL] / 16 (UIpp)</td>
</tr>
</tbody>
</table>

**JIT_PH - Positive Peak Jitter Measurement High-Byte Register**

Address: 7E7H  
Type: Read  
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>(Refer to the description of the JIT_PL register.)</td>
</tr>
</tbody>
</table>
**JIT_NL - Negative Peak Jitter Measurement Low-Byte Register**

Address: 7E8H  
Type: Read  
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>JIT_N7</td>
<td>These bits, together with the JIT_N[11:8] bits, reflect the greatest negative peak value of the demodulated jitter signal which is measured by channel 0. They are updated automatically or manually, as determined by the JM_MD bit (b1, JM). They should be read in the next round of jitter measurement; otherwise, they will be overwritten. The relationship between the greatest negative peak value and the indication in these bits is: Negative Peak = [JIT_NH, JIT_NL] / 16 (UIpp)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>JIT_N6</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>JIT_N5</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>JIT_N4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>JIT_N3</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>JIT_N2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>JIT_N1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>JIT_N0</td>
<td></td>
</tr>
</tbody>
</table>

**JIT_NH - Negative Peak Jitter Measurement High-Byte Register**

Address: 7E9H  
Type: Read  
Default Value: 00H

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>6</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>JIT_N11</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>JIT_N10</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>JIT_N9</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>JIT_N8</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>JIT_N[11:8]</td>
<td>(Refer to the description of the JIT_NL register.)</td>
</tr>
</tbody>
</table>
6 JTAG

The IDT82P2521 supports the digital Boundary Scan Specification as described in the IEEE 1149.1 standards.

The boundary scan architecture consists of data and instruction registers plus a Test Access Port (TAP) controller. The control of the TAP is achieved through signals applied to the Test Mode Select (TMS) and Test Clock (TCK) input pins. Data is shifted into the registers via the Test Data Input (TDI) pin, and shifted out of the registers via the Test Data Output (TDO) pin. Both TDI and TDO are clocked at a rate determined by TCK.

The JTAG boundary scan registers include BSR (Boundary Scan Register), DIR (Device Identification Register), BR (Bypass Register) and IR (Instruction Register). These will be described in the following pages. Refer to Figure-47 for architecture.

6.1 JTAG INSTRUCTION REGISTER (IR)

The IR with instruction decode block is used to select the test to be executed or the data register to be accessed or both.

The instructions include: EXTEST, SAMPLE/PRELOAD, IDCODE, BYPASS, CLAMP and HIGHZ.

6.2 JTAG DATA REGISTER

6.2.1 DEVICE IDENTIFICATION REGISTER (IDR)

The IDR can be set to define the Version, the Part Number, the Manufacturer Identity and a fixed bit.

6.2.2 BYPASS REGISTER (BYP)

The BYP consists of a single bit. It can provide a serial path between the TDI input and the TDO output. Bypassing the BYR will reduce test access times.

6.3 TEST ACCESS PORT (TAP) CONTROLLER

The TAP controller is a 16-state synchronous state machine. The states include: Test Logic Reset, Run-Test/Idle, Select-DR-Scan, Capture-DR, Shift-DR, Exit1-DR, Pause-DR, Exit2-DR, Update-DR, Select-IR-Scan, Capture-IR, Shift-IR, Exit1-IR, Pause-IR, Exit2-IR and Update-IR.

Figure-48 shows the state diagram. Note that the figure contains two main branches to access either the data or instruction registers. The value shown next to each state transition in this figure states the value present at TMS at each rising edge of TCK.
Figure-48  JTAG State Diagram
7 THERMAL MANAGEMENT

The device is designed to operate over the industry temperature range -40°C ~ +85°C. To ensure the functionality and reliability of the device, the maximum junction temperature, $T_{j_{\text{max}}}$, should not exceed 125°C. In some applications, the device will consume more power and a thermal solution should be provided to ensure the junction temperature $T_j$ does not exceed $T_{j_{\text{max}}}$. Below is a table listing thermal data for the IDT82P2521.

### 7.1 JUNCTION TEMPERATURE

Junction temperature $T_j$ is the temperature of package typically at the geographical center of the chip where the device's electrical circuits are. It can be calculated as follows:

\[
T_j = T_A + P \times \theta_{JA}
\]

Where:
- $\theta_{JA}$ = Junction-to-Ambient Thermal Resistance of the package
- $T_j$ = Junction Temperature
- $T_A$ = Ambient Temperature
- $P$ = Device Power Consumption

For the IDT82P2521, the above values are:
- $\theta_{JA} = 16.7 \, ^{\circ}\text{C/W}$ (when airflow rate is 0 m/s. See the above table)
- $T_{j_{\text{max}}} = 125 \, ^{\circ}\text{C}$
- $T_A = -40 \, ^{\circ}\text{C} \sim 85 \, ^{\circ}\text{C}$
- $P = \text{Refer to Section 8.3 Device Power Consumption and Dissipation (Typical)}$

### 7.2 EXAMPLE OF JUNCTION TEMPERATURE CALCULATION

Assume:
- $T_A = 85 \, ^{\circ}\text{C}$
- $\theta_{JA} = 12.8 \, ^{\circ}\text{C/W} \text{ (airflow: 1 m/s)}$
- $P = 1.95 \, \text{W (E1 120} \, \Omega, 100\% \text{ ones, External Impedance matching)}$

The junction temperature $T_j$ can be calculated as follows:

\[
T_j = T_A + P \times \theta_{JA} = 85 \, ^{\circ}\text{C} + 1.95 \, \text{W} \times 12.8 \, ^{\circ}\text{C/W} = 110.0 \, ^{\circ}\text{C}
\]

The junction temperature of 110.0 °C is below the maximum junction temperature of 125 °C, so no extra heat enhancement is required.

In some operation environments, the calculated junction temperature might exceed the maximum junction temperature of 125 °C and an external thermal solution such as a heatsink is required.

### 7.3 HEATSINK EVALUATION

A heatsink is expanding the surface area of the device to which it is attached. $\theta_{JA}$ is now a combination of device case and heatsink thermal resistance, as the heat flowing from the die junction to ambient goes through the package and the heatsink. $\theta_{JA}$ can be calculated as follows:

\[
\theta_{JA} = \theta_{JC} + \theta_{HA}
\]

Where:
- $\theta_{JC}$ = Junction-to-Case (heatsink) Thermal Resistance
- $\theta_{HA}$ = Heatsink-to-Ambient Thermal Resistance

For the IDT82P2521, $\theta_{JC}$ is 4.90 °C/W.

$\theta_{HA}$ determines which heatsink can be selected to ensure the junction temperature does not exceed $T_{j_{\text{max}}}$. According to Equation 1 and 2, the heatsink-to-ambient thermal resistance $\theta_{HA}$ can be calculated as follows:

\[
\theta_{HA} = \frac{125 \, ^{\circ}\text{C} - 85 \, ^{\circ}\text{C}}{3.53 \, \text{W}} - 4.90 \, ^{\circ}\text{C/W}
\]

That is, if a heatsink whose heatsink-to-ambient thermal resistance $\theta_{HA}$ is below or equal to 6.43 °C/W is used in such operation environment, the junction temperature will not exceed the maximum junction temperature.
# 8 PHYSICAL AND ELECTRICAL SPECIFICATIONS

## 8.1 ABSOLUTE MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDDD</td>
<td>Digital Core Power Supply</td>
<td>-0.5</td>
<td>2.2</td>
<td>V</td>
</tr>
<tr>
<td>VDDA</td>
<td>Analog Core Power Supply</td>
<td>-0.5</td>
<td>4.6</td>
<td>V</td>
</tr>
<tr>
<td>VDDIO</td>
<td>I/O Power Supply</td>
<td>-0.5</td>
<td>4.6</td>
<td>V</td>
</tr>
<tr>
<td>VDDT0~21</td>
<td>Power Supply for Transmitter Driver</td>
<td>-0.5</td>
<td>4.6</td>
<td>V</td>
</tr>
<tr>
<td>VDDR0~21</td>
<td>Power Supply for Receiver</td>
<td>-0.5</td>
<td>4.6</td>
<td>V</td>
</tr>
<tr>
<td>( V_{in} )</td>
<td>Input Voltage, Any Digital Pin</td>
<td>GND - 0.5</td>
<td>6</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Input Voltage, Any RTIP and RRING pin (^1)</td>
<td>GND - 0.5</td>
<td>VDDR + 0.5</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>ESD Voltage, Any Pin (^2)</td>
<td>2000</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( I_{in} )</td>
<td>Transient Latch-up Current, Any Pin</td>
<td>100</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>Input Current, Any Digital Pin (^3)</td>
<td>-10</td>
<td>10</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>DC Input Current, Any Analog Pin (^3)</td>
<td>±100</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Pd</td>
<td>Maximum Power Dissipation in Package</td>
<td>2.4</td>
<td></td>
<td>W</td>
</tr>
<tr>
<td>( T_{j} )</td>
<td>Junction Temperature</td>
<td>125</td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>( T_{s} )</td>
<td>Storage Temperature</td>
<td>-65</td>
<td>+150</td>
<td>°C</td>
</tr>
</tbody>
</table>

**Note:**
1. Reference to ground.
2. Human body model.
3. Constant input current.
4. If device power consumption exceeds this value, a heatsink must be used. Refer to Chapter 7 Thermal Management.

**Caution:**
Exceeding the above values may cause permanent damage. Functional operation under these conditions is not implied. Exposure to absolute maximum rating conditions for extended period may affect device reliability.
## 8.2 RECOMMENDED OPERATING CONDITIONS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ.</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{op}$</td>
<td>Operating Temperature Range</td>
<td>-40</td>
<td></td>
<td>85(^1)</td>
<td>°C</td>
</tr>
<tr>
<td>VDDIO</td>
<td>Digital I/O Power Supply</td>
<td>3.13</td>
<td>3.3</td>
<td>3.47</td>
<td>V</td>
</tr>
<tr>
<td>VDDA</td>
<td>Analog Core Power Supply</td>
<td>3.13</td>
<td>3.3</td>
<td>3.47</td>
<td>V</td>
</tr>
<tr>
<td>VDDD</td>
<td>Digital Core Power Supply</td>
<td>1.71</td>
<td>1.8</td>
<td>1.89</td>
<td>V</td>
</tr>
<tr>
<td>VDDT</td>
<td>Power Supply for Transmitter Driver</td>
<td>3.13</td>
<td>3.3</td>
<td>3.47</td>
<td>V</td>
</tr>
<tr>
<td>VDDR</td>
<td>Power Supply for Receiver</td>
<td>3.13</td>
<td>3.3</td>
<td>3.47</td>
<td>V</td>
</tr>
<tr>
<td>$V_{IL}$</td>
<td>Input Low Voltage</td>
<td>-0.5</td>
<td></td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td></td>
<td>VDDIO+0.5</td>
<td>V</td>
</tr>
</tbody>
</table>

**Note:**
1. An external thermal solution such as heatsink may be required depending on the mode of operation. Refer to Chapter 7 Thermal Management.
## 8.3 DEVICE POWER CONSUMPTION AND DISSIPATION (TYPICAL) ¹

<table>
<thead>
<tr>
<th>Mode</th>
<th>Parameter</th>
<th>Total Consumption (W)</th>
<th>Total Device Power Dissipation (for Thermal Consideration, W)</th>
<th>Per-Channel Power Down Saving (mW) ²</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>1.8 V</td>
<td>3.3 V</td>
<td>Total</td>
</tr>
<tr>
<td>E1/120 Ω</td>
<td>PRBS</td>
<td>0.23</td>
<td>2.22</td>
<td>2.45</td>
</tr>
<tr>
<td></td>
<td>100% ones</td>
<td>0.23</td>
<td>3.00</td>
<td>3.23</td>
</tr>
<tr>
<td>E1/75 Ω</td>
<td>PRBS</td>
<td>0.23</td>
<td>2.40</td>
<td>2.62</td>
</tr>
<tr>
<td></td>
<td>100% ones</td>
<td>0.23</td>
<td>3.30</td>
<td>3.53</td>
</tr>
</tbody>
</table>

**Note:**
1. Test conditions: VDDx (typical) at 25 °C operating temperature (ambient).
2. The R_OFF bit (b5, RCF0,...) and T_OFF bit (b5, TCF0,...) are set to ‘1’ to enable per-channel power down.
3. The transmitter is in Internal Impedance Matching mode and the receiver is in Fully Internal Impedance Matching mode. That is, the R120IN bit (b4, RCF0,...) is set to ‘1’. And the T_TERM[2:0] bits (b2~0, TCF0,...) and R_TERM[2:0] bits (b2~0, RCF0,...) are set according to different cable conditions.
4. The transmitter is in Internal Impedance Matching mode and the receiver is in Partially Internal Impedance Matching mode. That is, the R120IN bit (b4, RCF0,...) is set to ‘0’. And the T_TERM[2:0] bits (b2~0, TCF0,...) and R_TERM[2:0] bits (b2~0, RCF0,...) are set according to different cable conditions.
5. For E1 mode, both the transmitter and the receiver are in External Impedance Matching mode. That is, the T_TERM[2:0] bits (b2~0, TCF0,...) are set to ‘111’ and the R_TERM[2:0] bits (b2~0, RCF0,...) are set to ‘1xx’.
### 8.4 DEVICE POWER CONSUMPTION AND DISSIPATION (MAXIMUM)

<table>
<thead>
<tr>
<th>Mode</th>
<th>Parameter</th>
<th>1.89 V</th>
<th>3.47 V</th>
<th>Total</th>
<th>Fully Internal R120In=1</th>
<th>Partially Internal R120In=0</th>
<th>External</th>
</tr>
</thead>
<tbody>
<tr>
<td>E1/120 Ω</td>
<td>PRBS</td>
<td>0.27</td>
<td>2.39</td>
<td>2.66</td>
<td>2.66</td>
<td>2.09</td>
<td>1.71</td>
</tr>
<tr>
<td></td>
<td>100% ones</td>
<td>0.28</td>
<td>3.20</td>
<td>3.48</td>
<td>3.48</td>
<td>2.64</td>
<td>2.07</td>
</tr>
<tr>
<td>E1/75 Ω</td>
<td>PRBS</td>
<td>0.27</td>
<td>2.55</td>
<td>2.82</td>
<td>2.82</td>
<td>2.47</td>
<td>1.71</td>
</tr>
<tr>
<td></td>
<td>100% ones</td>
<td>0.27</td>
<td>3.50</td>
<td>3.78</td>
<td>3.78</td>
<td>3.26</td>
<td>2.12</td>
</tr>
</tbody>
</table>

**Note:**
1. Test conditions: VDDx (maximum) at 85 °C operating temperature (ambient).
2. The transmitter is in Internal Impedance Matching mode and the receiver is in Fully Internal Impedance Matching mode. That is, the R120In bit (b4, RCF0,...) is set to ‘1’. And the T_TERM[2:0] bits (b2~0, TCF0,...) and R_TERM[2:0] bits (b2~0, RCF0,...) are set according to different cable conditions.
3. The transmitter is in Internal Impedance Matching mode and the receiver is in Partially Internal Impedance Matching mode. That is, the R120In bit (b4, RCF0,...) is set to ‘0’. And the T_TERM[2:0] bits (b2~0, TCF0,...) and R_TERM[2:0] bits (b2~0, RCF0,...) are set according to different cable conditions.
4. For E1 mode, both the transmitter and the receiver are in External Impedance Matching mode. That is, the T_TERM[2:0] bits (b2~0, TCF0,...) are set to ‘111’ and the R_TERM[2:0] bits (b2~0, RCF0,...) are set to ‘1xx’.
### 8.5 D.C. CHARACTERISTICS

@ TA = -40 to +85 °C, VDDIO = 3.3 V ± 5%, VDDD = 1.8 V ± 5%

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ.</th>
<th>Max</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{OL}</td>
<td>Output Low Voltage</td>
<td>0.40</td>
<td>V</td>
<td>VDDIO = 3.13 V, I_{OL} = 4 mA, 8 mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_{OH}</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td>VDDIO</td>
<td>V</td>
<td>VDDIO = 3.13 V, I_{OH} = 4 mA, 8 mA</td>
<td></td>
</tr>
<tr>
<td>V_{T+}</td>
<td>Schmitt Trigger Input Low to High Threshold</td>
<td>1.8</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_{T-}</td>
<td>Schmitt Trigger Input High to Low Threshold</td>
<td>0.7</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R_{pu}</td>
<td>Internal Pull-up/Pull-down Resistor</td>
<td>50</td>
<td>70</td>
<td>115</td>
<td>KΩ</td>
<td></td>
</tr>
<tr>
<td>I_{IL}</td>
<td>Input Low Current</td>
<td>-1</td>
<td>0</td>
<td>+1</td>
<td>µA</td>
<td>V_{IL} = GND</td>
</tr>
<tr>
<td>I_{IH}</td>
<td>Input High Current</td>
<td>-1</td>
<td>0</td>
<td>+1</td>
<td>µA</td>
<td>V_{IH} = VDDIO</td>
</tr>
<tr>
<td>C_{in}</td>
<td>Input Digital Pin Capacitance</td>
<td>10</td>
<td>pF</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C_{out}</td>
<td>Output Load Capacitance</td>
<td>50</td>
<td>pF</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C_{out}</td>
<td>Output Load Capacitance (bus pins)</td>
<td>100</td>
<td>pF</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{ZL}</td>
<td>Leakage Current of Digital Output in High-Z mode</td>
<td>-10</td>
<td>10</td>
<td>µA</td>
<td>GNDIO &lt; V_{O} &lt; VDDIO</td>
<td></td>
</tr>
<tr>
<td>Z_{OH}</td>
<td>Output High-Z on TTIPn, TRINGn pins</td>
<td>10</td>
<td>KΩ</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## 8.6 E1 RECEIVER ELECTRICAL CHARACTERISTICS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ.</th>
<th>Max</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Receiver Sensitivity of Receive Differential mode with Cable Loss @ 1024 kHz</td>
<td>15</td>
<td></td>
<td></td>
<td>dB</td>
<td>with Nominal Pulse Amplitude of 3.0 V for 120 Ω and 2.37 V for 75 Ω termination, adding -18 dB interference signal.</td>
</tr>
<tr>
<td>Receiver Sensitivity of Receive Single Ended mode with Cable Loss @ 1024 kHz</td>
<td>12</td>
<td></td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Signal to Noise Interference Margin</td>
<td>-14</td>
<td></td>
<td></td>
<td>dB</td>
<td>@cable loss 0-6 dB</td>
</tr>
<tr>
<td>Analog LOS Level (Normal Mode)</td>
<td></td>
<td></td>
<td></td>
<td>Vpp</td>
<td></td>
</tr>
<tr>
<td>ALOS[2:0]</td>
<td></td>
<td></td>
<td></td>
<td>Vpp</td>
<td></td>
</tr>
<tr>
<td>000</td>
<td>0.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>001 (default)</td>
<td>0.7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>010</td>
<td>0.9</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>011</td>
<td>1.2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>1.4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>101</td>
<td>1.6</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>110</td>
<td>1.8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>111</td>
<td>2.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LOS hysteresis</td>
<td>0.25</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Analog LOS Level (Line Monitor Mode)</td>
<td></td>
<td></td>
<td></td>
<td>Vpp</td>
<td></td>
</tr>
<tr>
<td>ALOS[2:0]</td>
<td></td>
<td></td>
<td></td>
<td>Vpp</td>
<td></td>
</tr>
<tr>
<td>000</td>
<td>1.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>001 (default)</td>
<td>1.4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>010</td>
<td>1.8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>011</td>
<td>2.2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1xx (reserved)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LOS hysteresis</td>
<td>0.41</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Allowable Consecutive Zeros before LOS:</td>
<td>32</td>
<td></td>
<td>2048</td>
<td></td>
<td></td>
</tr>
<tr>
<td>G.775</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I.431 / ETSI 300233</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LOS Reset</td>
<td>12.5</td>
<td></td>
<td></td>
<td>% ones</td>
<td>G.775, ETSI 300233</td>
</tr>
<tr>
<td>Receive Intrinsic Jitter</td>
<td>0.05</td>
<td></td>
<td></td>
<td>U.I.</td>
<td>JA disabled; wide band</td>
</tr>
<tr>
<td>Input Jitter Tolerance:</td>
<td></td>
<td></td>
<td></td>
<td>U.I.</td>
<td>G.823, with 6 dB Cable Attenuation</td>
</tr>
<tr>
<td>1 Hz ~ 20 Hz</td>
<td>37</td>
<td></td>
<td></td>
<td>U.I.</td>
<td></td>
</tr>
<tr>
<td>20 Hz ~ 2.4 KHz</td>
<td>5</td>
<td></td>
<td></td>
<td>U.I.</td>
<td></td>
</tr>
<tr>
<td>18 KHz ~ 100 KHz</td>
<td>2</td>
<td></td>
<td></td>
<td>U.I.</td>
<td></td>
</tr>
<tr>
<td>Receiver Differential Input Impedance</td>
<td>2.6</td>
<td></td>
<td></td>
<td>KΩ</td>
<td>@1024 KHz; Rx port is high-Z</td>
</tr>
<tr>
<td>Receiver Common Mode Input Impedance to GND</td>
<td>1.6</td>
<td></td>
<td></td>
<td>KΩ</td>
<td></td>
</tr>
<tr>
<td>Receiver Single Ended mode Input Impedance to GND</td>
<td>3.1</td>
<td></td>
<td></td>
<td>KΩ</td>
<td>The RRINGn pins are open.</td>
</tr>
<tr>
<td>Receive Return Loss:</td>
<td></td>
<td></td>
<td></td>
<td>dB</td>
<td>G.703</td>
</tr>
<tr>
<td>51 KHz ~ 102 KHz</td>
<td>12</td>
<td></td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>102 KHz ~ 2.048 MHz</td>
<td>18</td>
<td></td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>2.048 MHz ~ 3.072 MHz</td>
<td>14</td>
<td></td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Receive Path Delay:</td>
<td></td>
<td></td>
<td></td>
<td>U.I.</td>
<td>JA Disabled</td>
</tr>
<tr>
<td>Single Rail</td>
<td>6.6</td>
<td></td>
<td></td>
<td>U.I.</td>
<td></td>
</tr>
<tr>
<td>Dual Rail NRZ</td>
<td>1.8</td>
<td></td>
<td></td>
<td>U.I.</td>
<td></td>
</tr>
<tr>
<td>Dual Rail RZ</td>
<td>1.5</td>
<td></td>
<td></td>
<td>U.I.</td>
<td></td>
</tr>
</tbody>
</table>
### 8.7 E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ.</th>
<th>Max</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Output Pulse Amplitude:</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E1, 75 Ω load</td>
<td>2.14</td>
<td>2.37</td>
<td>2.60</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>E1, 120 Ω load</td>
<td>2.7</td>
<td>3.0</td>
<td>3.3</td>
<td>V</td>
<td>Differential Line Interface mode</td>
</tr>
<tr>
<td><strong>Zero (Space) Level:</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E1, 75 Ω load</td>
<td>-0.237</td>
<td></td>
<td></td>
<td>V</td>
<td>Differential Line Interface mode</td>
</tr>
<tr>
<td>E1, 120 Ω load</td>
<td>-0.3</td>
<td></td>
<td>+0.237</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td><strong>Transmit Amplitude Variation with Supply</strong></td>
<td>-1</td>
<td></td>
<td>+1</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td><strong>Difference between Pulse Sequences for 17 consecutive pulses (T1.102)</strong></td>
<td></td>
<td>200</td>
<td></td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td><strong>Output Pulse Width at 50% of Nominal Amplitude</strong></td>
<td>232</td>
<td>244</td>
<td>256</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td><strong>Ratio of the Amplitudes of Positive and Negative Pulses at the Center of the Pulse Interval (G.703)</strong></td>
<td>0.95</td>
<td>1.05</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Ratio of the Width of Positive and Negative Pulses at the Center of the Pulse Interval (G.703)</strong></td>
<td>0.95</td>
<td>1.05</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Transmit Analog LOS Level (TALOS)</strong> (Differential line interface)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TALOS[1:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00</td>
<td>1.2</td>
<td></td>
<td></td>
<td>Vp</td>
<td></td>
</tr>
<tr>
<td>01 (default)</td>
<td>0.9</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>0.6</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>0.4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TALOS hysteresis</td>
<td>0.08</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Transmit Analog LOS Level (TALOS)</strong> (Single Ended line interface)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TALOS[1:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00</td>
<td>0.61</td>
<td></td>
<td></td>
<td>Vp</td>
<td>Measured on the TTIP and TRING pins.</td>
</tr>
<tr>
<td>01 (default)</td>
<td>0.48</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>0.32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>0.24</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TALOS hysteresis</td>
<td>0.04</td>
<td></td>
<td></td>
<td></td>
<td>Measured on the TTIP pin.</td>
</tr>
<tr>
<td><strong>Transmit Return Loss (G.703):</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>51 KHz ~ 102 KHz</td>
<td>8</td>
<td></td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>102 KHz ~ 2.048 MHz</td>
<td>14</td>
<td></td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>2.048 MHz ~ 3.072 MHz</td>
<td>10</td>
<td></td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td><strong>Intrinsic Transmit Jitter</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20 Hz ~ 100 KHz</td>
<td>0.050</td>
<td></td>
<td></td>
<td>U.I.</td>
<td>TCLK is jitter free</td>
</tr>
<tr>
<td><strong>Transmit Path Delay:</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Single Rail</td>
<td>8.5</td>
<td></td>
<td></td>
<td>U.I.</td>
<td>JA is disabled</td>
</tr>
<tr>
<td>Dual Rail NRZ</td>
<td>4.5</td>
<td></td>
<td></td>
<td>U.I.</td>
<td></td>
</tr>
<tr>
<td>Dual Rail RZ</td>
<td>4.4</td>
<td></td>
<td></td>
<td>U.I.</td>
<td></td>
</tr>
<tr>
<td><strong>Line Short Circuit Current</strong></td>
<td>100</td>
<td></td>
<td></td>
<td>mAp</td>
<td>Measured on pin</td>
</tr>
</tbody>
</table>
## 8.8 TRANSMITTER AND RECEIVER TIMING CHARACTERISTICS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ.</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>MCLK Frequency: E1</td>
<td>2.048 X n</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>MCLK Tolerance</td>
<td>-100</td>
<td>100</td>
<td>ppm</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MCLK Duty Cycle</td>
<td>30</td>
<td>70</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>Transmit Path</td>
<td>TCLK Frequency: E1</td>
<td>2.048</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>TCLK Tolerance</td>
<td>-50</td>
<td>+50</td>
<td>ppm</td>
<td></td>
</tr>
<tr>
<td></td>
<td>TCLK Duty Cycle</td>
<td>10</td>
<td>90</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td></td>
<td>t1 Transmit Data Setup Time</td>
<td>40</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>t2 Transmit Data Hold Time</td>
<td>40</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Delay Time of OE low to Driver High-Z</td>
<td>1</td>
<td>µs</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Delay Time of TCLK low to Driver High-Z</td>
<td>TBD</td>
<td>µs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Receive Path</td>
<td>Clock Recovery Capture Range 1: E1</td>
<td>+80 / -80</td>
<td>ppm</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>RCLK Duty Cycle 2</td>
<td>40</td>
<td>50</td>
<td>60</td>
<td>%</td>
</tr>
<tr>
<td></td>
<td>t4 RCLK Pulse Width 2: E1</td>
<td>457</td>
<td>488</td>
<td>519</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>t5 RCLK Pulse Width Low Time: E1</td>
<td>203</td>
<td>244</td>
<td>285</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>t6 RCLK Pulse Width High Time: E1</td>
<td>203</td>
<td>244</td>
<td>285</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>Rise/Fall Time 3</td>
<td>20</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>t7 Receive Data Setup Time: E1</td>
<td>200</td>
<td>244</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td>t8 Receive Data Hold Time: E1</td>
<td>200</td>
<td>244</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

**Note:**
1. Relative to nominal frequency, MCLK = +100 or -100 ppm.
2. RCLK duty cycle width will vary depending on extent of the received pulse jitter displacement. Maximum and minimum RCLK duty cycles are for worst case jitter conditions (0.2 UI displacement for E1 per ITU G.823).
3. For all digital outputs, C<sub>load</sub> = 15 pF.
**Figure-49  Transmit Clock Timing Diagram**

**Figure-50  Receive Clock Timing Diagram**
8.9 CLKE1 TIMING CHARACTERISTICS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ.</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CLKE1 outputs 2.048 MHz clock</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>t1</td>
<td>CLKE1 Pulse Width</td>
<td>488</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t2</td>
<td>CLKE1 Pulse Width High Time</td>
<td>232</td>
<td>244</td>
<td>256</td>
<td>ns</td>
</tr>
<tr>
<td>t3</td>
<td>CLKE1 Pulse Width Low Time</td>
<td>232</td>
<td>244</td>
<td>256</td>
<td>ns</td>
</tr>
<tr>
<td>t4</td>
<td>LLLOS Data Setup Time</td>
<td>217</td>
<td>244</td>
<td>271</td>
<td>ns</td>
</tr>
<tr>
<td>t5</td>
<td>LLLOS Data Hold Time</td>
<td>217</td>
<td>244</td>
<td>271</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>CLKE1 outputs 8kHz clock</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>t1</td>
<td>CLKE1 Pulse Width</td>
<td>125</td>
<td></td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td>t2</td>
<td>CLKE1 Pulse Width High Time</td>
<td>62.4</td>
<td>62.5</td>
<td>62.6</td>
<td>µs</td>
</tr>
<tr>
<td>t3</td>
<td>CLKE1 Pulse Width Low Time</td>
<td>62.4</td>
<td>62.5</td>
<td>62.6</td>
<td>µs</td>
</tr>
<tr>
<td>t4</td>
<td>LLLOS Data Setup Time</td>
<td>62.38</td>
<td>62.5</td>
<td>62.62</td>
<td>µs</td>
</tr>
<tr>
<td>t5</td>
<td>LLLOS Data Hold Time</td>
<td>62.38</td>
<td>62.5</td>
<td>62.62</td>
<td>µs</td>
</tr>
</tbody>
</table>

**Figure-51  CLKE1 Clock Timing Diagram**

8.10 JITTER ATTENUATION CHARACTERISTICS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ.</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Jitter Transfer Function Corner (-3 dB) Frequency: E1, 32/64/128-bit FIFO</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JA_BW = 0</td>
<td></td>
<td></td>
<td></td>
<td>Hz</td>
</tr>
<tr>
<td>JA_BW = 1</td>
<td>6.63</td>
<td></td>
<td></td>
<td>Hz</td>
</tr>
<tr>
<td></td>
<td>0.87</td>
<td></td>
<td></td>
<td>Hz</td>
</tr>
</tbody>
</table>
## Jitter Attenuator:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min @ 3 Hz</th>
<th>Typ. @ 40 Hz</th>
<th>Max @ 400 Hz</th>
<th>Max @ 100 KHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>E1 (G.736)</td>
<td>-0.5 dB</td>
<td>-0.5 dB</td>
<td>+19.5 dB</td>
<td>+19.5 dB</td>
</tr>
</tbody>
</table>

## Jitter Attenuator Latency Delay:

<table>
<thead>
<tr>
<th>FIFO Size</th>
<th>Min</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit FIFO</td>
<td>16</td>
<td>U.I.</td>
</tr>
<tr>
<td>64-bit FIFO</td>
<td>32</td>
<td>U.I.</td>
</tr>
<tr>
<td>128-bit FIFO</td>
<td>64</td>
<td>U.I.</td>
</tr>
</tbody>
</table>

## Input Jitter Tolerance before FIFO Overflow or Underflow:

<table>
<thead>
<tr>
<th>FIFO Size</th>
<th>Min</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit FIFO</td>
<td>28</td>
<td>U.I.</td>
</tr>
<tr>
<td>64-bit FIFO</td>
<td>56</td>
<td>U.I.</td>
</tr>
<tr>
<td>128-bit FIFO</td>
<td>120</td>
<td>U.I.</td>
</tr>
</tbody>
</table>

---

**Figure-52  E1 Jitter Tolerance Performance**
Figure-53  E1 Jitter Transfer Performance
8.11 MICROPROCESSOR INTERFACE TIMING

8.11.1 SERIAL MICROPROCESSOR INTERFACE

A falling transition on $\overline{CS}$ indicates the start of a read/write operation, and a rising transition indicates the end of the operation. After $\overline{CS}$ is set to low, a 5-bit instruction on SDI is input to the device on the rising edge of SCLK. If the MSB is ‘1’, it is a read operation. If the MSB is ‘0’, it is a write operation. Following the instruction, an 11-bit address is clocked in on SDI to specify the register. If the device is in a read operation, the data read from the specified register is output on SDO on the falling edge of SCLK (refer to Figure-54). If the device is in a write operation, the data written to the specified register is input on SDI following the address byte (refer to Figure-55).

---

**Figure-54  Read Operation in Serial Microprocessor Interface**

---

**Figure-55  Write Operation in Serial Microprocessor Interface**
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>fOP</td>
<td>SCLK Frequency</td>
<td></td>
<td>2.0</td>
<td>MHz</td>
</tr>
<tr>
<td>tCSH</td>
<td>Minimum CS High Time</td>
<td>100</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tCSS</td>
<td>CS Setup Time</td>
<td>50</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tCSD</td>
<td>CS Hold Time</td>
<td>100</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tCLD</td>
<td>Clock Disable Time</td>
<td>50</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tCLH</td>
<td>Clock High Time</td>
<td>205</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tCLL</td>
<td>Clock Low Time</td>
<td>205</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tDIS</td>
<td>Data Setup Time</td>
<td>50</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tDIH</td>
<td>Data Hold Time</td>
<td>150</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tPD</td>
<td>Output Delay</td>
<td>150</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tDF</td>
<td>Output Disable Time</td>
<td>50</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

Figure-56  Timing Diagram
8.11.2 PARALLEL MOTOROLA NON-MULTIPLEXED MICROPROCESSOR INTERFACE

8.11.2.1 Read Cycle Specification

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>tSAR</td>
<td>Address to valid read setup time</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tRSW</td>
<td>Valid read signal width</td>
<td>38 or wait until ACK activated</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tHAR</td>
<td>Address to valid read hold time</td>
<td>0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tRWV</td>
<td>R/W available time after valid CS + DS signal falling edge</td>
<td>0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tRWH</td>
<td>R/W hold time after valid CS + DS signal falling edge</td>
<td>33</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tPRD</td>
<td>Data propagation delay after valid CS + DS signal falling edge</td>
<td>33</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tZRD</td>
<td>Valid read negated to output High-Z</td>
<td>5</td>
<td>20</td>
<td>ns</td>
</tr>
</tbody>
</table>

Figure-57 Parallel Motorola Non-Multiplexed Microprocessor Interface Read Cycle
8.11.2.2 Write Cycle Specification

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter Description</th>
<th>Min</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>tSAW</td>
<td>Address to valid write setup time</td>
<td>0 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tWSW</td>
<td>Valid write signal width</td>
<td>5 or wait until ACK activated</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tHAW</td>
<td>Address to valid write hold time</td>
<td>35 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tRWV</td>
<td>R/W available time after valid write signal falling edge</td>
<td>0 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tRWH</td>
<td>R/W hold time after valid write signal falling edge</td>
<td>5 or wait until ACK activated</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tDV</td>
<td>Data available time before valid write signal rising edge</td>
<td>5 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tDH</td>
<td>Valid data hold time after valid write signal rising edge</td>
<td>5 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tREC</td>
<td>Recovery time from write cycle</td>
<td>5 ns</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

![Parallel Motorola Non-Multiplexed Microprocessor Interface Write Cycle](image_url)

*Figure-58  Parallel Motorola Non-Multiplexed Microprocessor Interface Write Cycle*
8.11.3 PARALLEL INTEL NON-MULTIPLEXED MICROPROCESSOR INTERFACE

8.11.3.1 Read Cycle Specification

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>tSAR</td>
<td>Address to valid read setup time</td>
<td>5</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tRSW</td>
<td>Valid read signal width</td>
<td>33 or wait until RDY activated</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tHAR</td>
<td>Address to valid read hold time</td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tPRD</td>
<td>Data propagation delay after valid read signal falling edge</td>
<td>28</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tZRD</td>
<td>Valid read negated to output High-Z</td>
<td>5</td>
<td>20 ns</td>
<td></td>
</tr>
</tbody>
</table>

![Diagram](image-url)

**Note:** WR shall be tied to high.

*Figure-59 Parallel Intel Non-Multiplexed Microprocessor Interface Read Cycle*
8.11.3.2 Write Cycle Specification

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{SAW}$</td>
<td>Address to valid write setup time</td>
<td>0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{WSW}$</td>
<td>Valid write signal width</td>
<td>5</td>
<td>or wait until RDY activated</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{HAW}$</td>
<td>Address to valid write hold time</td>
<td>35</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{DV}$</td>
<td>Data available time before valid write signal rising edge</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{DH}$</td>
<td>Valid data hold time after valid write signal rising edge</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{REC}$</td>
<td>Recovery time from write cycle</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

Valid address:

A[x:0]

Valid Data:

D[7:0]

RDY

Note: RD shall be tied to high.

Figure-60  Parallel Intel Non-Multiplexed Microprocessor Interface Write Cycle
8.11.4 PARALLEL MOTOROLA MULTIPLEXED MICROPROCESSOR INTERFACE

8.11.4.1 Read Cycle Specification

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>tASW</td>
<td>Valid AS signal width</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tRSW</td>
<td>Valid read signal width</td>
<td>38</td>
<td>or wait until ACK activated</td>
<td>ns</td>
</tr>
<tr>
<td>tCSD</td>
<td>Valid DS + CS falling edge delay after AS</td>
<td>0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tRWV</td>
<td>R/W available time after valid DS + CS signal falling edge</td>
<td>0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tRWH</td>
<td>R/W hold time after valid DS + CS signal falling edge</td>
<td>33</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tVAS</td>
<td>Valid address to AS setup time</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tVAH</td>
<td>Valid address to AS hold time</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tPRD</td>
<td>Data propagation delay after valid DS + CS signal falling edge</td>
<td>33</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tZRD</td>
<td>Valid read negated to output High-Z before valid AS rising edge</td>
<td>5</td>
<td>20</td>
<td>ns</td>
</tr>
</tbody>
</table>

![Figure-61 Parallel Motorola Multiplexed Microprocessor Interface Read Cycle](image-url)

**Figure-61** Parallel Motorola Multiplexed Microprocessor Interface Read Cycle
8.11.4.2 Write Cycle Specification

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_ASW</td>
<td>Valid AS signal width</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_WSW</td>
<td>Valid write signal width</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_HCW</td>
<td>DS + CS to valid hold time</td>
<td>35</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_RWV</td>
<td>R/W available time after valid write signal falling edge</td>
<td>0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_RWH</td>
<td>R/W hold time after valid write signal falling edge</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_CSD</td>
<td>Valid DS + CS falling edge delay after AS</td>
<td>0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_VAS</td>
<td>Valid address to AS setup time</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_VAH</td>
<td>Valid address to AS hold time</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_ASD</td>
<td>Valid AS rising edge delay after DS + CS rising edge</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_DV</td>
<td>Data available time before valid write signal rising edge</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_DH</td>
<td>Valid data hold time after valid write signal rising edge before the next AS rising edge</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

**Figure-62** Parallel Motorola Multiplexed Microprocessor Interface Write Cycle
8.11.5 PARALLEL INTEL MULTIPLEXED MICROPROCESSOR INTERFACE

8.11.5.1 Read Cycle Specification

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAEW</td>
<td>Valid ALE signal width</td>
<td>5 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tRSW</td>
<td>Valid read signal width</td>
<td>33 or wait until RDY activated</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tCSD</td>
<td>Valid RD + CS falling edge delay after ALE falling edge</td>
<td>0 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tVAS</td>
<td>Valid address to ALE setup time</td>
<td>5 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tVAH</td>
<td>Valid address to ALE hold time</td>
<td>5 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tPRD</td>
<td>Data propagation delay after valid read signal falling edge</td>
<td>28 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tZRD</td>
<td>Valid read negated to output High-Z before valid ALE rising edge</td>
<td>5 ns</td>
<td>20 ns</td>
<td>ns</td>
</tr>
</tbody>
</table>

Note: WR shall be tied to high.

*Figure-63  Parallel Intel Multiplexed Microprocessor Interface Read Cycle*
8.11.5.2 Write Cycle Specification

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAEW</td>
<td>Valid ALE signal width</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tWSW</td>
<td>Valid write signal width</td>
<td>5 or wait until RDY activated</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tHCW</td>
<td>WR + CS to valid hold time</td>
<td>35</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tCSD</td>
<td>Valid WR + CS falling edge delay after ALE falling edge</td>
<td>0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tVAS</td>
<td>Valid address to ALE setup time</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tVAH</td>
<td>Valid address to ALE hold time</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tAED</td>
<td>Valid ALE rising edge delay after WR + CS rising edge</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tDV</td>
<td>Data available time before valid write signal rising edge</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tDH</td>
<td>Valid data hold time after valid write signal rising edge before the next AS rising edge</td>
<td>5</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

![Parallel Intel Multiplexed Microprocessor Interface Write Cycle](image)

*Note: RD shall be tied to high.*

**Figure-64** Parallel Intel Multiplexed Microprocessor Interface Write Cycle
### 8.12 JTAG TIMING CHARACTERISTICS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ.</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>t1</td>
<td>TCK Period</td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t2</td>
<td>TMS to TCK Setup Time; TDI to TCK Setup Time</td>
<td>25</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t3</td>
<td>TCK to TMS Hold Time; TCK to TDI Hold Time</td>
<td>25</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t4</td>
<td>TCK to TDO Delay Time</td>
<td></td>
<td>50</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

Figure-65  JTAG Timing
<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>AIS</td>
<td>Alarm Indication Signal</td>
</tr>
<tr>
<td>AMI</td>
<td>Alternate Mark Inversion</td>
</tr>
<tr>
<td>ARB</td>
<td>Arbitrary Pattern</td>
</tr>
<tr>
<td>BPV</td>
<td>Bipolar Violation</td>
</tr>
<tr>
<td>CF</td>
<td>Corner Frequency</td>
</tr>
<tr>
<td>CV</td>
<td>Code Violation</td>
</tr>
<tr>
<td>DPLL</td>
<td>Digital Phase Locked Loop</td>
</tr>
<tr>
<td>EXZ</td>
<td>Excessive Zeroes</td>
</tr>
<tr>
<td>FIFO</td>
<td>First In First Out</td>
</tr>
<tr>
<td>HDB3</td>
<td>High Density Bipolar 3</td>
</tr>
<tr>
<td>HPS</td>
<td>Hitless Protection Switching</td>
</tr>
<tr>
<td>IB</td>
<td>Inband Loopback</td>
</tr>
<tr>
<td>LAIS</td>
<td>Line Alarm Indication Signal</td>
</tr>
<tr>
<td>LBPV</td>
<td>Line Bipolar Violation</td>
</tr>
<tr>
<td>LEXZ</td>
<td>Line Excessive Zeroes</td>
</tr>
<tr>
<td>LLOS</td>
<td>Line Loss of Signal</td>
</tr>
<tr>
<td>LOS</td>
<td>Loss Of Signal</td>
</tr>
<tr>
<td>NRZ</td>
<td>Non-Return to Zero</td>
</tr>
<tr>
<td>PBX</td>
<td>Private Branch Exchange</td>
</tr>
<tr>
<td>PRBS</td>
<td>Pseudo Random Bit Sequence</td>
</tr>
<tr>
<td>QRSS</td>
<td>Quasi-Random Signal Source</td>
</tr>
<tr>
<td>RJA</td>
<td>Receive Jitter Attenuator</td>
</tr>
<tr>
<td>RZ</td>
<td>Return to Zero</td>
</tr>
<tr>
<td>SAIS</td>
<td>System Alarm Indication Signal</td>
</tr>
<tr>
<td>SBPV</td>
<td>System Bipolar Violation</td>
</tr>
<tr>
<td>SDH</td>
<td>Synchronous Digital Hierarchy</td>
</tr>
<tr>
<td>SEXZ</td>
<td>System Excessive Zeroes</td>
</tr>
<tr>
<td>Acronym</td>
<td>Definition</td>
</tr>
<tr>
<td>---------</td>
<td>--------------------------------</td>
</tr>
<tr>
<td>SLOS</td>
<td>System LOS</td>
</tr>
<tr>
<td>SONET</td>
<td>Synchronous Optical Network</td>
</tr>
<tr>
<td>TEPBGA</td>
<td>Thermally Enhanced Plastic Ball Grid Array</td>
</tr>
<tr>
<td>TJA</td>
<td>Transmit Jitter Attenuator</td>
</tr>
<tr>
<td>TLOS</td>
<td>Transmit Loss of Signal</td>
</tr>
<tr>
<td>TOC</td>
<td>Transmit Over Current</td>
</tr>
</tbody>
</table>
Index

A
Alarm Indication Signal (AIS) ........................................... 46
hitless switch ....................................................................... 29
hot-swap .............................................................................. 29
hot-switchover ..................................................................... 29

B
Bipolar Violation (BPV) ......................................................... 42

C
cable
coaxial cable .................................................................... 29, 31, 38, 39
 twisted pair cable ............................................................... 29, 38
clock input
MCLK ................................................................................. 65
XCLK .................................................................................. 65
clock output
CLKE1 ............................................................................... 60
REFA/REFB ........................................................................... 61
 CLKA/CLKB ........................................................................ 61
MCLK ................................................................................. 61
 recovery clock ...................................................................... 61
Code Violation (CV) .............................................................. 42
common control ................................................................. 23
Corner Frequency (CF) .......................................................... 41

deco

decoder ............................................................................... 33

E
encoder ............................................................................... 35
error counter ...................................................................... 49
Excessive Zeroes (EXZ) .......................................................... 42

F
free running ......................................................................... 60, 61

G
G.772 Monitoring .................................................................. 58

H
heatsink ............................................................................. 119
high impedance ................................................................. 18, 29, 34, 38, 40
Hitless Protection Switch (HPS) ........................................... 29
microprocessor interface ..................................................... 24, 69
monitoring

I
impedance matching
 receive
 External Impedance Matching ........................................ 29, 31
 Fully Internal Impedance Matching .................................. 29
 Partially Internal Impedance Matching .......................... 29
 transmit
 External Impedance Matching ........................................ 38
 Internal Impedance Matching ......................................... 38, 39
Interrupt ............................................................................ 66

J
JA-Limit .............................................................................. 41
Jitter Measurement (JM) ....................................................... 59
JTAG ................................................................................ 26, 117

L
line interface ..................................................................... 18, 29, 38
 receive
 Differential ..................................................................... 29
 Single Ended ................................................................. 31
 transmit
 Differential ..................................................................... 38
 Single Ended ................................................................. 39
line monitor ........................................................................ 32
loopback
 Analog Loopback ........................................................... 53
 Digital Loopback ............................................................. 55
 Dual Loopback
 Manual Remote Loopback + Automatic Digital Loopback ... 56
 Manual Remote Loopback + Manual Digital Loopback .... 56
 Remote Loopback ............................................................ 54
Loss of Signal (LOS) .............................................................. 43
 Line LOS (LLOS) .............................................................. 43
 System LOS (SLOS) .......................................................... 44
 Transmit LOS (TLOS) ......................................................... 45

M
monitoring
G.772 monitoring ............................................................ 58
line monitor ................................................................. 32

P
pattern
ARB ............................................................ 47, 48
Inband Loopback (IB) ........................................... 47, 49
PRBS ............................................................ 47, 48
power down ......................................................... 34, 40
receiver ............................................................... 34
transmitter .......................................................... 40
Protected Non-Intrusive Monitoring .................. 32

R
receive sensitivity ......................................................... 32
reset
global software reset ............................................. 69
hardware reset ....................................................... 69
power-on reset ....................................................... 69

Rx clock & data recovery .......................................... 33

S
slicer ................................................................. 33
system interface .................................................. 19, 33, 34
receive
Dual Rail NRZ Format ......................................... 33
Dual Rail RZ Format .............................................. 33
Dual Rail Sliced .................................................... 33
Single Rail NRZ Format ......................................... 33
transmit
Dual Rail NRZ Format ......................................... 34
Dual Rail RZ Format .............................................. 34
Single Rail NRZ Format ......................................... 34

T
Transmit Over Current (TOC) ......................... 38, 52

W
waveform template .................................................. 35
ORDERING INFORMATION

<table>
<thead>
<tr>
<th>IDT</th>
<th>XXXXXXX</th>
<th>XX</th>
<th>X</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Device Type</td>
<td>Package</td>
<td>Process/Temperature Range</td>
</tr>
<tr>
<td></td>
<td>BLANK</td>
<td></td>
<td>Industrial (-40 °C to +85 °C)</td>
</tr>
<tr>
<td></td>
<td>BH</td>
<td></td>
<td>Thermally Enhanced Plastic Ball Grid Array (640-pin TEPBGA, BH640)</td>
</tr>
<tr>
<td></td>
<td>BHG</td>
<td></td>
<td>Green Thermally Enhanced Plastic Ball Grid Array (640-pin TEPBGA, BHG640)</td>
</tr>
<tr>
<td>82P2521</td>
<td>21(+1) High-Density E1 Line Interface Unit</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Data Sheet Document History

12/07/2005    Pages 10, 20, 23, 70, 71, 72, 119, 120, 125, 132