

## Highlights

- Synchronous Equipment Timing Source (SETS) for Synchronous Ethernet (SyncE) per ITU-T G.8264
- DPLL1 generates ITU-T G.8262 compliant SyncE clocks, Telcordia GR-1244-CORE/GR-253-CORE, and ITU-T G.813 compliant SONET/SDH clocks
- DPLL2 performs rate conversions for synchronization interfaces or for other general purpose timing applications
- DPLL1 can be configured as a Digitally Controlled Oscillators (DCOs) for PTP clock synthesis
- DCO frequency resolution is  $[(77760 / 1638400) * 2^{-48}]$  or  $\sim 1.686305041e-10$  ppm
- APLL1 and APLL2 generate clocks with jitter < 1 ps RMS (12 kHz to 20 MHz) for: 1000BASE-T and 1000BASE-X
- Fractional-N input dividers support a wide range of reference frequencies
- Locks to 1 Pulse Per Second (PPS) references
- DPLLs, APLL1 and APLL2 can be configured from an external EEPROM after reset

## Features

- Differential reference inputs (IN1 to IN4) accept clock frequencies between 1 PPS and 650 MHz
- Single ended inputs (IN5 to IN6) accept reference clock frequencies between 1 PPS and 162.5 MHz
- Loss of Signal (LOS) pins (LOS0 to LOS3) can be assigned to any clock reference input
- Reference monitors qualify/disqualify references depending on activity, frequency and LOS pins
- Automatic reference selection state machines select the active reference for each DPLL based on the reference monitors, priority tables, revertive and non-revertive settings and other programmable settings
- Fractional-N input dividers enable the DPLLs to lock to a wide range of reference clock frequencies including: 10/100/1000 Ethernet, 10G Ethernet, OTN, SONET/SDH, PDH, TDM, GSM, CPRI, and GNSS frequencies
- Any reference inputs (IN1 to IN6) can be designated as external sync pulse inputs (1 PPS, 2 kHz, 4 kHz or 8 kHz) associated with a selectable reference clock input
- FRSYNC\_8K\_1PPS and MFRSYNC\_2K\_1PPS output sync pulses that are aligned with the selected external input sync pulse input and frequency locked to the associated reference clock input
- DPLL1 can be configured with bandwidths between 0.09 mHz and 567 Hz
- DPLL1 locks to input references with frequencies between 1 PPS and 650 MHz
- DPLL2 locks to input references with frequencies between 8 kHz and 650 MHz
- DPLL1 complies with ITU-T G.8262 for Synchronous Ethernet Equipment Clock (EEC), and G.813 for Synchronous Equipment Clock

- (SEC); and Telcordia GR-253-CORE/ GR-1244-CORE for Stratum 3 and SONET Minimum Clock (SMC)
- DPLL1 generates clocks with PDH, TDM, GSM, CPRI/OBSAI, 10/100/1000 Ethernet and GNSS frequencies; these clocks are directly available on OUT1 and OUT8
- DPLL2 generates N x 8 kHz clocks up to 100 MHz that are output on OUT9 and OUT10
- APLL1 and APLL2 are connected to DPLL1
- APLL1 and APLL2 generate 10/100/1000 Ethernet, 10G Ethernet, or SONET/SDH frequencies
- Any of eight common TCXO/OCXO frequencies can be used for the System Clock: 10 MHz, 12.8 MHz, 13 MHz, 19.44 MHz, 20 MHz, 24.576 MHz, 25 MHz or 30.72 MHz
- The I2C slave, SPI or the UART interface can be used by a host processor to access the control and status registers
- The I2C master interface can automatically load a device configuration from an external EEPROM after reset
- Differential outputs OUT3 to OUT6 output clocks with frequencies between 1 PPS and 650 MHz
- Single ended outputs OUT1, OUT2, OUT7 and OUT8 output clocks with frequencies between 1 PPS and 125 MHz
- Single ended outputs OUT9 and OUT10 output clocks N\*8 kHz multiples up to 100 MHz
- DPLL1 supports independent programmable delays for each of IN1 to IN6; the delay for each input is programmable in steps of 0.61 ns with a range of  $\sim \pm 78$  ns
- The input to output phase delay of DPLL1 is programmable in steps of 0.0745 ps with a total range of  $\pm 20$   $\mu$ s
- The clock phase of each of the output dividers for OUT1 (from APLL1) to OUT8 is individually programmable in steps of  $\sim 200$  ps with a total range of  $\pm 180^\circ$
- 1149.1 JTAG Boundary Scan
- 72-pin QFN green package

## Applications

- Access routers, edge routers, core routers
- Carrier Ethernet switches
- Multi-service access platforms
- PON OLT
- LTE eNodeB
- ITU-T G.8264 Synchronous Equipment Timing Source (SETS)
- ITU-T G.8262 Synchronous Ethernet Equipment Clock (EEC)
- ITU-T G.813 Synchronous Equipment Clock (SEC)
- Telcordia GR-253-CORE/GR1244-CORE Stratum 3 Clock (S3) and SONET Minimum Clock (SMC)

## Description

The 82P33714 Synchronous Equipment Timing Source (SETS) for Synchronous Ethernet (SyncE) provides tools to manage timing references, clock generation and timing paths for SyncE based clocks, per ITU-T G.8264 and ITU-T G.8262. 82P33714 meets the requirements of ITU-T G.8262 for synchronous Ethernet Equipment Clocks (EECs) and ITU-T G.813 for Synchronous Equipment Clocks (SEC). The device outputs low-jitter clocks that can directly synchronize Ethernet interfaces; as well as SONET/SDH and PDH interfaces.

The 82P33714 accepts four differential reference inputs and two single ended reference inputs that can operate at common GNSS, Ethernet, SONET/SDH and PDH frequencies that range from 1 Pulse Per Second (PPS) to 650 MHz. The references are continually monitored for loss of signal and for frequency offset per user programmed thresholds. All of the references are available to both Digital PLLs (DPLLs). The active reference for each DPLL is determined by forced selection or by automatic selection based on user programmed priorities and locking allowances and based on the reference monitors and LOS inputs.

The 82P33714 can accept a clock reference and an associated phase locked sync signal as a pair. DPLL1 can lock to the clock reference and align the frame sync and multi-frame sync outputs with the paired sync input. The device allows any of the differential or single ended reference inputs to be configured as sync inputs that can be associated with any of the other differential or single ended reference inputs. The input sync signals can have a frequency of 1 PPS, 2 kHz, 4 kHz or 8 kHz. This feature enables DPLL1 to phase align its frame sync and multi-frame sync outputs with a sync input without the need use a low bandwidth setting to lock directly to the sync input.

The DPLLs support three primary operating modes: Free-Run, Locked and Holdover. In Free-Run mode the DPLLs synthesize clocks based on the system clock alone. In Locked mode the DPLLs filter reference clock jitter with the selected bandwidth. In Locked mode, the long-term output frequency accuracy is the same as the long term frequency accuracy of the selected input reference. In Holdover mode, the DPLL uses frequency data acquired while in Locked mode to generate accurate frequencies when input references are not available.

DPLL1 also supports DCO mode. In DCO mode the DPLL control loop is opened and the DCO can be controlled by an IEEE 1588 clock recovery servo running on an external processor to synthesize IEEE 1588 clocks.

The 82P33714 requires a system clock for its reference monitors and other digital circuitry. The frequency accuracy of the system clock determines the frequency accuracy of the DPLLs in Free-Run mode. The frequency stability of the system clock determines the frequency stability of the DPLLs in Free-Run mode and in Holdover mode; and it affects the wander generation of the DPLLs in Locked mode.

When used with a suitable system clock, DPLL1 meets the frequency accuracy, pull-in, hold-in, pullout, noise generation, noise tolerance, transient response, and holdover performance requirements of the following applications: ITU-T G.8262/G.813 EEC/SEC options 1 and 2, Telcordia GR-1244 Stratum 3 (S3), Telcordia GR-253-CORE S3 and SONET Minimum Clock (SMC).

DPLL1 can be configured with a range of selectable filtering bandwidths from 0.09 mHz to 567 Hz. The 17 mHz bandwidth can be used to lock the DPLL directly to a 1 PPS reference. The 92 mHz bandwidth can be used for G.8262/G.813 Option 2, or Telcordia GR-253-CORE S3, or SMC applications. The bandwidths in the range 1.1 Hz to 8.9 Hz can be used for G.8262/G.813 Option 1 applications. The bandwidth of 1.1 Hz or 2.2 Hz can be used for Telcordia GR-1244-CORE S3 applications. Bandwidths above 10 Hz can be used in jitter attenuation and rate conversion applications.

DPLL2 is a wideband (BW > 25Hz) frequency translator that can be used, for example, to convert a recovered line clock to a 1.544 MHz or 2.048 MHz synchronization interface clock.

For SETS applications per ITU-T G.8264, DPLL1 is configured as an EEC/SEC to output clocks for the T0 reference point and DPLL2 is used to output clocks for the T4 reference point.

Clocks generated by DPLL1 can be passed through APLL1 or APLL2 which are LC based jitter attenuating Analog PLLs (APLLs). The output clocks generated by APLL1 and APLL2 are suitable for serial GbE and lower rate interfaces.

All 82P33714 control and status registers are accessed through an I2C slave, SPI or UART interface. For configuring the DPLLs, APLL1 and APLL2, the I2C master interface can automatically load a configuration from an external EEPROM after reset.

# Block Diagram




Figure 1. Functional Block Diagram

# Table of Contents

Highlights.....	5
Features.....	5
Applications.....	5
Description.....	6
Functional Block Diagram.....	7
1 Pin Assignment.....	8
2 Pin Description.....	9
2.1 Recommendations for Unused Input and Output Pins.....	12
2.1.1 Inputs.....	12
2.1.2 Outputs.....	12
2.2 Reset Operation.....	12
3 Functional Description.....	14
3.1 Synchronous Ethernet, sonet and sdh Architecture.....	14
3.2 Hardware functional description.....	16
3.2.1 System clock.....	16
3.2.2 Modes of operation.....	16
3.2.2.1 DPLL1 Operating Mode.....	16
3.2.2.2 DPLL2 Operating Mode.....	22
3.2.3 Input Clocks and frame sync.....	23
3.2.3.1 Input Clock Pre-divider.....	23
3.2.3.2 Input Clock Quality Monitoring.....	25
3.2.3.3 Input Clock Selection.....	27
3.2.4 DPLL Locking Process.....	28
3.2.4.1 Fast Loss.....	28
3.2.4.3 Fine Phase Loss.....	29
3.2.4.4 Hard Limit Exceeding.....	29
3.2.4.5 Locking Status.....	29
3.2.4.6 Phase Lock Alarm.....	29
3.2.5 APLL1 and APLL2.....	29
3.2.5.1 EXTERNAL FILTER.....	30
3.2.6 Output Clocks & Frame Sync Signals.....	30
3.2.6.1 Output Clocks.....	30
3.2.6.2 Frame Sync Signals.....	31
3.2.7 Input and output Phase control.....	32
3.2.7.1 DPLL1 Phase offset control.....	32
3.2.7.2 Input Phase control.....	33
3.2.7.3 Output Phase control.....	33
4 Power Supply Filtering Techniques.....	34
5 Microprocessor Interface.....	36
5.1 I2C Slave Mode.....	36
5.1.1 I2C Device Address.....	36
5.1.2 I2C Bus Timing.....	36
5.1.3 Supported Transactions.....	38
5.2 I2C Master Mode.....	38
5.2.1 I2C Boot-up Initialization Mode.....	39
5.2.2 EEPROM memory map notes.....	39
5.3 Serial Mode.....	40
5.4 UART Mode.....	42
5.4.1 Protocol.....	42

---

6	JTAG .....	43
7	Thermal Management .....	44
7.1	Junction temperature .....	44
7.2	Thermal Release Path .....	44
8	Electrical Specifications .....	45
8.1	Absolute Maximum Rating .....	45
8.2	Recommended Operation Conditions .....	45
8.3	I/O Specifications .....	46
8.3.1	CMOS Input / Output Port .....	46
8.3.2	LVPECL / LVDS Input / Output Port .....	47
8.3.3	LVDS Input / Output Port .....	50
8.3.4	Output Clock Duty Cycle .....	52
8.4	Jitter Performance .....	53
8.5	Input / Output Clock Timing .....	60
8.6	Output / output CLOCK TIMING .....	60
	Package Dimensions .....	61
	Ordering Information .....	64
	Revision History .....	64

1 PIN ASSIGNMENT




Figure 1. Pin Assignment (Top View)

## 2 PIN DESCRIPTION

**Table 1: Pin Description**

Pin No.	Name	I/O	Type	Description																
<b>Global Control Signal</b>																				
6	OSCI	I	CMOS	<b>OSCI: Crystal Oscillator System Clock</b> A clock provided by a crystal oscillator is input on this pin. It is the system clock for the device. The oscillator frequency is selected via pins XO_FREQ0 - XO_FREQ2																
58	MS/SL	I pull-up	CMOS	<b>MS/SL: Master / Slave Selection</b> This pin, together with the MS_SL_CTRL bit, controls whether the device is configured as the Master or as the Slave. The signal level on this pin is reflected by the MASTER_SLAVE bit. MS_SL = 0: Slave MS_SL = 1: Master (default with internal pull-up)																
59	SONET/SDH/ LOS3	I pull-down	CMOS	<b>SONET/SDH: SONET / SDH Frequency Selection</b> During reset, this pin determines the default value of the IN_SONET_SDH bit: High: The default value of the IN_SONET_SDH bit is '1' (SONET); Low: The default value of the IN_SONET_SDH bit is '0' (SDH). After reset, the value on this pin takes no effect. LOS3- This pin is used to disqualify input clocks. See input clocks section for more details.																
52	RSTB	I pull-up	CMOS	<b>RSTB: Reset</b> Refer to section 2.2 reset operation for details.																
7 8 9	XO_FREQ0/ LOS0 XO_FREQ1/ LOS1 XO_FREQ2/ LOS2	I pull-down	CMOS	<b>XO_FREQ0 ~ XO_FREQ2:</b> These pins set the oscillator frequency. XO_FREQ[2:0] Oscillator Frequency (MHz) <table style="margin-left: 20px;"> <tr><td>000</td><td>10.000</td></tr> <tr><td>001</td><td>12.800</td></tr> <tr><td>010</td><td>13.000</td></tr> <tr><td>011</td><td>19.440</td></tr> <tr><td>100</td><td>20.000</td></tr> <tr><td>101</td><td>24.576</td></tr> <tr><td>110</td><td>25.000</td></tr> <tr><td>111</td><td>30.720</td></tr> </table> <b>LOS0 ~ LOS2 -</b> These pins are used to disqualify input clocks. See input clocks section for more details. After reset, this pin takes on the operation of LOS0-LOS2	000	10.000	001	12.800	010	13.000	011	19.440	100	20.000	101	24.576	110	25.000	111	30.720
000	10.000																			
001	12.800																			
010	13.000																			
011	19.440																			
100	20.000																			
101	24.576																			
110	25.000																			
111	30.720																			
<b>Input Clock and Frame Synchronization Input Signal</b>																				
31 32	IN1_POS IN1_NEG	I	PECL/LVDS	<b>IN1_POS / IN1_NEG: Positive / Negative Input Clock 1</b> A reference clock is input on this pin. This pin can also be used as a sync input, and in this case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin.																
33 34	IN2_POS IN2_NEG	I	PECL/LVDS	<b>IN2_POS / IN2_NEG: Positive / Negative Input Clock 1</b> A reference clock is input on this pin. This pin can also be used as a sync input, and in this case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin.																
35 36	IN3_POS IN3_NEG	I	PECL/LVDS	<b>IN3_POS / IN3_NEG: Positive / Negative Input Clock 3</b> A reference clock is input on this pin. This pin can also be used as a sync input, and in this case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin.																
38 39	IN4_POS IN4_NEG	I	PECL/LVDS	<b>IN4_POS / IN4_NEG: Positive / Negative Input Clock 4</b> A reference clock is input on this pin. This pin can also be used as a sync input, and in this case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin.																
37	IN5	I pull-down	CMOS	<b>IN5: Input Clock 5</b> A reference clock is input on this pin. This pin can also be used as a sync input, and in this case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin.																
41	IN6	I pull-down	CMOS	<b>IN6: Input Clock 6</b> A reference clock is input on this pin. This pin can also be used as a sync input, and in this case a 2 kHz, 4 kHz, 8 kHz, or 1PPS signal can be input on this pin.																

Table 1: Pin Description (Continued)

Pin No.	Name	I/O	Type	Description
<b>Output Frame Synchronization Signal</b>				
43	FRSYNC_8K_1PPS	O	CMOS	<b>FRSYNC_8K_1PPS: 8 kHz Frame Sync Output</b> An 8 kHz signal or a 1PPS sync signal is output on this pin.
44	MFRSYNC_2K_1PPS	O	CMOS	<b>MFRSYNC_2K_1PPS: 2 kHz Multiframe Sync Output</b> A 2 kHz signal or a 1PPS sync signal is output on this pin.
<b>Output Clock</b>				
30 28	OUT1 OUT2	O	CMOS	<b>OUT1 ~ OUT2: Output Clock 1 ~ 2</b>
25 26	OUT3_POS OUT3_NEG	O	PECL/LVDS	<b>OUT3_POS / OUT3_NEG: Positive / Negative Output Clock 3</b> This output is set to LVDS by default.
21 22	OUT4_POS OUT4_NEG	O	PECL/LVDS	<b>OUT4_POS / OUT4_NEG: Positive / Negative Output Clock 4</b> This output is set to LVDS by default.
71 70	OUT5_POS OUT5_NEG	O	PECL/LVDS	<b>OUT5_POS / OUT5_NEG: Positive / Negative Output Clock 5</b> This output is set to LVDS by default.
68 67	OUT6_POS OUT6_NEG	O	PECL/LVDS	<b>OUT6_POS / OUT6_NEG: Positive / Negative Output Clock 6</b> This output is set to LVDS by default.
65 63	OUT7 OUT8	O	CMOS	<b>OUT7 ~ OUT8: Output Clock 7 ~ 8</b>
61 60	OUT9 OUT10	O	CMOS	<b>OUT9 ~ OUT10: Output Clock 9 ~ 10</b>
<b>Miscellaneous</b>				
13	VC1	O	Analog	<b>VC1: APLL1 VC Output</b> An external RC filter (a resistor in series with a capacitor to ground, and another capacitor in parallel) should be connected to this pin.
1	VC2	O	Analog	<b>VC2: APLL2 VC Output</b> An external RC filter (a resistor in series with a capacitor to ground, and another capacitor in parallel) should be connected to this pin.
<b>Lock Signal</b>				
54	DPLL2_LOCK	O	CMOS	<b>DPLL2_LOCK</b> This pin goes high when DPLL2 is locked
55	DPLL1_LOCK	O	CMOS	<b>DPLL1_LOCK</b> This pin goes high when DPLL1 is locked
<b>Microprocessor Interface</b>				
57	INT_REQ	O Tri-state	CMOS	<b>INT_REQ: Interrupt Request</b> This pin is used as an interrupt request.
46 45	MPU_MODE1/ I2CM_SCL  MPU_MODE0/ I2CM_SDA	I/O pull-up	CMOS/ Open Drain	<b>MPU_MODE[1:0]: Microprocessor Interface Mode Selection</b> During reset, these pins determine the default value of the MPU_SEL_CNFG[1:0] bits as follows: 00: I2C mode 01: SPI mode 10: UART mode 11: I2C master (EEPROM) mode <b>I2CM_SCL: Serial Clock Line</b> In I2C master mode, the serial clock is output on this pin. <b>I2CM_SDA: Serial Data Input for I2C Master Mode</b> In I2C master mode, this pin is used as the for the serial data.



Table 1: Pin Description (Continued)

Pin No.	Name	I/O	Type	Description
47	SDI/I2C_AD2/ UART_RX	I pull-down	CMOS	<b>SDI: Serial Data Input</b> In Serial mode, this pin is used as the serial data input. Address and data on this pin are serially clocked into the device on the rising edge of SCLK.  <b>I2C_AD2: Device Address Bit 2</b> In I2C mode, I2C_AD[2:0] pins are the address bus of the microprocessor interface.  <b>UART_RX</b> In UART mode, this pin is used as the receive data (UART Receive)
48	CLKE/I2C_AD1	I pull-down	CMOS	<b>CLKE: SCLK Active Edge Selection</b> In Serial mode, this pin is an input, it selects the active edge of SCLK to update the SDO: High - The falling edge; Low - The rising edge.  <b>I2C_AD1: Device Address Bit 1</b> In I2C mode, I2C_AD[2:0] pins are the address bus of the microprocessor interface.
49	CS/I2C_AD0	I pull-up	CMOS	<b>CS: Chip Selection</b> In Serial modes, this pin is an input. A transition from high to low must occur on this pin for each read or write operation and this pin should remain low until the operation is over.  <b>I2C_AD0: Device Address Bit 0</b> In I2C mode, I2C_AD[2:0] pins are the address bus of the microprocessor interface.
50	SCLK/I2C_SCL	I pull-down	CMOS	<b>SCLK: Shift Clock</b> In Serial mode, a shift clock is input on this pin. Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the active edge of SCLK. The active edge is determined by the CLKE.  <b>I2C_SCL: Serial Clock Line</b> In I2C mode, the serial clock is input on this pin.
51	SDO/I2C_SDA/ UART_TX  I2C_SDA	I/O pull-up	CMOS/ Open Drain	<b>SDO: Serial Data Output</b> In Serial mode, this pin is used as the serial data output. Data on this pin is serially clocked out of the device on the active edge of SCLK.  <b>I2C_SDA: Serial Data Input/Output</b> In I2C mode, this pin is used as the input/output for the serial data.  <b>UART_TX:</b> In UART mode, this pin is used as the transmit data (UART Transmit)
<b>JTAG (per IEEE 1149.1)</b>				
14	TMS	I pull-up	CMOS	<b>TMS: JTAG Test Mode Select</b> The signal on this pin controls the JTAG test performance and is sampled on the rising edge of TCK.
15	TRSTB	I pull-up	CMOS	<b>TRSTB: JTAG Test Reset (Active Low)</b> A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.
16	TCK	I pull-down	CMOS	<b>TCK: JTAG Test Clock</b> The clock for the JTAG test is input on this pin. TDI and TMS are sampled on the rising edge of TCK and TDO is updated on the falling edge of TCK. If TCK is idle at a low level, all stored-state devices contained in the test logic will indefinitely retain their state.
17	TDI	I pull-up	CMOS	<b>TDI: JTAG Test Data Input</b> The test data are input on this pin. They are clocked into the device on the rising edge of TCK.

Table 1: Pin Description (Continued)

Pin No.	Name	I/O	Type	Description
18	TDO	O tri-state	CMOS	<b>TDO: JTAG Test Data Output</b> The test data are output on this pin. They are clocked out of the device on the falling edge of TCK. TDO pin outputs a high impedance signal except during the process of data scanning.
<b>Power &amp; Ground</b>				
2, 3, 4, 5, 10, 11, 12	VDDA	Power	-	VDDA: Analog Core Power - +3.3V DC nominal
20, 24, 69, 72	VDDAO	Power		VDDAO: Analog Output Power - +3.3V DC nominal
27, 29, 64, 66	VDDDO	Power		VDDDO: Digital Output Power - +3.3V DC nominal
40, 62	VDDD	Power		VDDD: Digital Core Power - +3.3V DC nominal
42, 53	VDDD_1_8	Power		VDDD_1_8: Digital Core Power - +1.8V DC nominal
19, 23	VSSAO	Ground		VSSAO: Ground
73 (e_PAD)	VSS	Ground	-	VSS: Ground
<b>Other</b>				
56	IC	-	-	IC: Internal Connection Internal Use. This pin must be left open for normal operation.

## 2.1 RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

### 2.1.1 INPUTS

#### Control Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A 1k $\Omega$  resistor can be used.

#### Single-Ended Clock Inputs

For protection, unused single-ended clock inputs should be tied to ground.

#### Differential Clock Inputs

For applications not requiring the use of a differential input, both \*\_POS and \*\_NEG can be left floating. Though not required, but for additional protection, a 1k $\Omega$  resistor can be tied from \_POS to ground.

### 2.1.2 OUTPUTS

#### Status Pins

For applications not requiring the use of a status pin, we recommend bringing out to a test point for debugging purposes.

#### Single-Ended Clock Outputs

All unused single-ended clock outputs can be left floating, or can be brought out to a test point for debugging purposes.

#### Differential Clock Outputs

All unused differential outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

## 2.2 RESET OPERATION


The device must be reset properly in order to ensure operations conform with specification.

To properly reset the device, the RSTB pin must be held at a low value for at least 50 usec. The device should be brought out of reset only at the time when power supplies are stabilized and the system clock is available on OSCi pin. The RSTB can be held low until this time, or pulsed low for at least 50us after this time.

The bootstrap pins (XO\_FREQ[2:0], MPU\_MODE[1:0], I2C\_AD[2:0], MS/SL, SONET/SDH) need to be held at desired states for at least 2ms after de-assertion of RSTB pin to allow correct sampling. See Figure 3 for detail.

If loading from an EEPROM, the maximum time from RSTB de-assert to have stable clocks is 100ms. Note that if there is a bad EEPROM read sequence and the EEPROM loading is repeated once or twice (three times halts the device), then this time can be 2 or 3 times longer respectively. If not loading from EEPROM the maximum time from RSTB de-assert to have stable clocks is 10ms.

An on-board reset circuit or a commercially available voltage supervisory can be used to generate the reset signal. It is also feasible to use a standalone power-up RC reset circuit. When using a power-up RC reset circuit, careful consideration must be taken into account to fine tune the circuit properly based on each power supply's specification to ensure the power supply rise time is fast enough with respect to the RC time constant of the RC circuit.



\* Bootstrap pins are: XO\_FREQ[2:0], MPU\_MODE[1:0], I2C\_AD[2:0], MS/SL, SONET/SDH

**Figure 2. Reset timing diagram**

### 2.3 MS/SL PIN USAGE

The MS/SL pin is used for timing card redundancy applications where there is a primary and secondary timing card in the system. For other applications, this pin should be left unconnected or connected to an external pull-up.

For more information, see AN-901, *How to Implement Master/Slave for SETS and SMU Devices on Timing Redundancy Designs*.


### 3 FUNCTIONAL DESCRIPTION

#### 3.1 SYNCHRONOUS ETHERNET, SONET AND SDH ARCHITECTURE

82P33714 integrates key features that allows the device to be used in Synchronous Ethernet, SONET and SDH applications. There are several key synchronization standards that are important to meet for such a system, they are:

- ITU-T Recommendation G.8262, Timing characteristics of Synchronous Ethernet Equipment slave clock (EEC)
- ITU-T Recommendation G.8264, Distribution of timing through packet networks
- ITU-T Recommendation G.812, Timing requirements of slave clocks suitable for use as node clocks in synchronization networks.
- ITU-T Recommendation G.813, Timing characteristics of SDH equipment slave clocks (SEC).
- GR-253-CORE - Telcordia Technologies Generic Requirements - Issue 5, October 2009
- GR-1244-CORE - Telcordia Technologies Generic Requirements - Issue 4, October 2009
- ATIS-0900101.2006 - T1.101 - Synchronization Interface Standard

Figure 3 shows a single blade architecture that it is usually used in simple equipment.



**Figure 3. SyncE/SONET/SDH single blade application**

Figure 4 shows an active/redundant architecture, as described before it is usually used in Telecom equipment that are designed to have a redundant timing card in case of primary timing card failure. The redundant timing card mimics the output of the active timing card, so in case of failure the system will still provide proper synchronization.




Figure 4. SyncE/SONET/SDH active/redundant application

## 3.2 HARDWARE FUNCTIONAL DESCRIPTION

### 3.2.1 SYSTEM CLOCK

A crystal oscillator should be used as an input on the OSC1 pin. This clock is provided for the device as a system clock. The system clock is used as a reference clock for all the internal circuits. The active edge of the system clock can be selected by the OSC\_EDGE bit in xo\_freq\_cnfg register.

Eight common oscillator frequencies can be used for the stable System Clock. The oscillator frequency can be set by pins or by xo\_freq\_cnfg register as shown in [Table 2](#).

**Table 2: Oscillator Frequencies**

xo_freq[2:0] pins xo_freq_cnfg[2:0] bits	Oscillator Frequency (MHz)
000	10.000
001	12.800
010	13.000
011	19.440
100	20.000
101	24.576
110	25.000
111	30.720

An offset from the nominal frequency may be compensated by setting the NOMINAL\_FREQ\_VALUE[23:0] bits. The calibration range is within  $\pm 741$  ppm.

The crystal oscillator should be chosen accordingly to meet different applications and standard requirements. (See AN-807 Recommended Crystal Oscillators for NetSynchro WAN PLL).

## 3.2.2 MODES OF OPERATION

### 3.2.2.1 DPLL1 Operating Mode

The DPLL1 can operate in several different modes as shown in [Table 3](#).


The DPLL1 operating mode is controlled by the DPLL1\_OPERATING\_MODE[4:0] bits.

**Table 3: DPLL1 Operating Mode Control**

DPLL1_OPERATING_MODE[4:0]	DPLL1 Operating Mode
00000	Automatic
00001	Forced - Free-Run
00010	Forced - Holdover
00011	Reserved
00100	Forced - Locked
00101	Forced - Pre-Locked2
00110	Forced - Pre-Locked
00111	Forced - Lost-Phase
01000-01001	Reserved
01010	DCO write frequency see <a href="#">Chapter 3.2.2.1.6</a>
10010 - 11111	Reserved
10011-11111	Reserved

When the operating mode is switched automatically, the operation of the internal state machine is shown in [Figure 5](#).

Whether the operating mode is under external control or is switched automatically, the current operating mode is always indicated by the DPLL1\_OPERATING\_STS[4:0] bits. When the operating mode switches, the DPLL1\_OPERATING\_STS bit will be set. If the DPLL1\_OPERATING\_STS bit is '1', an interrupt will be generated if the corresponding mask bit is set to "1", the mask bit is set to "0" by default.



**Figure 5. DPLL Automatic Operating Mode**

Notes to [Figure 5](#):

1. Reset.
2. An input clock is selected.
3. The DPLL selected input clock is disqualified **AND** No qualified input clock is available.
4. The DPLL selected input clock is switched to another one.
5. The DPLL selected input clock is locked (the DPLL\_LOCK bit is '1').
6. The DPLL selected input clock is disqualified **AND** No qualified input clock is available.
7. The DPLL selected input clock is unlocked (the DPLL\_LOCK bit is '0').
8. The DPLL selected input clock is locked again (the DPLL\_LOCK bit is '1').
9. The DPLL selected input clock is switched to another one.
10. The DPLL selected input clock is locked (the DPLL\_LOCK bit is '1').
11. The DPLL selected input clock is disqualified **AND** No qualified input clock is available.
12. The DPLL selected input clock is switched to another one.
13. The DPLL selected input clock is disqualified **AND** No qualified input clock is available.
14. An input clock is selected.
15. The DPLL selected input clock is switched to another one.

The causes of Item 4, 9, 12, 15 - 'the DPLL selected input clock is switched to another one' - are: (The DPLL selected input clock is disqualified **AND** Another input clock is switched to) **OR** (In Revertive switching, a qualified input clock with a higher priority is switched to) **OR** (The DPLL selected input clock is switched to another one Forced selection).

### 3.2.2.1.1 Free-Run Mode

In Free-Run mode, the DPLL1 output refers to the system clock and is not affected by any input clock. The accuracy of the DPLL1 output is equal to that of the system clock.

### 3.2.2.1.2 Pre-Locked Mode

In Pre-Locked mode, the DPLL1 output attempts to track the selected input clock.

The Pre-Locked mode is a secondary, temporary mode.

### 3.2.2.1.3 Locked Mode

In Locked mode, the DPLL1 is locked to the input clock. The phase and frequency offset of the DPLL1 output track those of the DPLL1 selected input clock.

For a closed loop, different bandwidths and damping factors can be used depending on DPLL locking stages: starting, acquisition and locked.

In the first two seconds when the DPLL1 attempts to lock to the selected input clock, the starting bandwidth and damping factor are used. They are set by the DPLL1\_START\_BW[4:0] bits and the DPLL1\_START\_DAMPING[2:0] bits respectively.

During the acquisition, the acquisition bandwidth and damping factor are used. They are set by the DPLL1\_ACQ\_BW[4:0] bits and the DPLL1\_ACQ\_DAMPING[2:0] bits respectively.

When the DPLL1 is locked, the locked bandwidth and damping factor are used. They are set by the DPLL1\_LOCKED\_BW[4:0] bits and the DPLL1\_LOCKED\_DAMPING[2:0] bits respectively.

The corresponding bandwidth and damping factor are used when the DPLL1 operates in different locking stages: starting, acquisition and locked, as controlled by the device automatically.

The locked bandwidth is selectable can be set as shown in [Table 4](#).



Table 4: DPLL1 Locked Bandwidth

DPLL1_LOCKED_BW[4:0]	BW	Application
00000	0.090 mHz	
00001	0.27 mHz	
00010	0.90 mHz	stratum 3E, BW<1mHz
00011	2.9 mHz	G.812 Type I, BW< 3mHz
00100	4.3 mHz	
00101	8.7 mHz	
00110	17 mHz	
00111	35 mHz	
01000	69 mHz	
01001	92 mHz	GR-253 stratum 3, SMC and EEC-option, 2, BW $\leq$ 0.1Hz
01010	277 mHz	
01011	554 mHz	
01100	1.1 Hz	EEC-option 1, $1 \leq BW \leq 10$ GR-1244 stratum 3, BW $\leq 3$ Hz
01101	2.2 Hz	EEC-option 1, $1 \leq BW \leq 10$ GR-1244 stratum 3, BW $\leq 3$ Hz
01110	4.4 Hz	EEC-option 1, $1 \leq BW \leq 10$
01111	8.9 Hz	EEC-option 1, $1 \leq BW \leq 10$
10000	18 Hz	
10001	35 Hz	
10010	71 Hz	
10011	142 Hz	
10100	283 Hz	
10101	567 Hz	
10110-11111	Reserved	

3.2.2.1.4 Pre-Locked2 Mode

In Pre-Locked2 mode, the DPLL1 output attempts to track the selected input clock.

The Pre-Locked2 mode is a secondary, temporary mode.

3.2.2.1.5 Lost-Phase Mode

In Lost-Phase mode, the DPLL1 output attempts to track the selected input clock.

The Lost-Phase mode is a secondary, temporary mode.

3.2.2.1.6 DCO control modes

Figure 6 show a high level diagram of the DCO control architecture, it shows the DCO in DPLL1 being controlled. The DCO is a phase accumulator running at an internal clock. The DCO is controlled by a digital word that can represent phase offset or frequency offset. In the case of an IEEE 1588 application, the external processor will run the clock recovery servo algorithm and it will generate a frequency offset word to control the DCO.

The DCO control modes can be set by registers DPLL1\_operating\_mode\_cnfg for DPLL1.

Figure 6 shows the DCO being controlled by writing a frequency offset word into the DCO, then by changing temporarily the DCO's frequency, the phase of the clock (or 1PPS) being generated by the DCO will also change. The output phase change is the product of the frequency change times the duration for which the frequency change is applied for. Because the DCO's frequency word has a very fine resolution, the output phase can be adjusted in very fine steps. In this case the clock recovery servo algorithm controls the bandwidth and phase slope limiting. The frequency offset word can be written into DPLL1\_holdover\_freq\_cnfg[39:0] bits of frequency configuration registers for DPLL12. This value is 2's complement signed number. Total range is +/- 92 ppm, and the DCO programming resolution is  $[(77760 / 1638400) * 2^{-48}]$  or  $\sim 1.686305041e-10$  ppm. The DCO resolution is affected by the offset applied into the DCO, so when writing into the DCO, the programming resolution is  $[(77760/1638400) * 2^{-48}] * (1 + \text{offset-in-ppm} / 1e6)$ .

Controlling the DCO's frequency for smaller fine resolution phase changes is a good method, but for bigger phase changes it is better to use the snap-alignment method. The snap phase alignment is fast but only provides coarse adjustment. The 82P33714 allows for both the fine phase adjustment by controlling the frequency of the DCO and the coarse phase adjustment by snap-aligning the output clock (or 1PPS), for details, see section 3.2.7.3 Output Phase control on page 31.




Figure 6. DCO frequency offset control functional block diagram

3.2.2.1.7 Holdover Mode

In Holdover mode, the DPLL1 resorts to the stored frequency data acquired in Locked mode to control its output. The DPLL1 output is not phase locked to any input clock. The frequency offset acquiring method

is selected by the man\_holdover bit, auto\_avg bit, the hist\_mode [1:0] bits, and the avg\_mode[1:0] bits in DPLL1\_holdover\_mode\_cnfg registers as shown in Table 5.

Table 5: Frequency Offset Control in Holdover Mode

man_hold over	auto_avg	hist_mode [1:0]		avg_mode[1:0]		Frequency Offset Acquiring Method		
0	0	don't-care		don't-care		Averaged		
	1	0	0	0	0	Current averaged value with holdover filter BW of ~0.18mHz		
				0	1	Current averaged value with holdover filter BW of ~1.5mHz		
				1	0	Current averaged value with holdover filter BW of ~12mHz		
				1	1	Current averaged value with holdover filter BW of ~0.15Hz		
		0	0	0	0	Averaged value 1 second before with holdover filter BW of ~0.18mHz		
				0	1	Averaged value 1 second before with holdover filter BW of ~1.5mHz		
				1	0	Averaged value 1 second before with holdover filter BW of ~12mHz		
				1	1	Averaged value 1 second before with holdover filter BW of ~0.15Hz		
		0	1	0	1	0	0	Averaged value 8 seconds before with holdover filter BW of ~0.18mHz
						0	1	Averaged value 8 seconds before with holdover filter BW of ~1.5mHz
						1	0	Averaged value 8 seconds before with holdover filter BW of ~12mHz
						1	1	Averaged value 8 seconds before with holdover filter BW of ~0.15Hz
	1	0	0	0	0	0	Averaged value 64 seconds before with holdover filter BW of ~0.18mHz	
					0	1	Averaged value 64 seconds before with holdover filter BW of ~1.5mHz	
					1	0	Averaged value 64 seconds before with holdover filter BW of ~12mHz	
1					1	Averaged value 64 seconds before with holdover filter BW of ~0.15Hz		
1	don't-care				Manual - values is set by DPLL1_holdover_freq_cfg register			

The default value for holdover mode is set to current averaged value with holdover filter BW of ~1.5mHz. In this mode the initial frequency offset is better than 1.1e-5ppm assuming that there is no in-band jitter/wander at the input just before entering holdover state. The default mode is used for Telcordia GR-1244, Telcordia GR-253, ITU-T G.8262 and ITU-T G.813 to meet holdover requirements.

In Manual Mode, the frequency offset is set by the DPLL1\_holdover\_freq\_cfg[39:0] bits. The accuracy is 1.686305041e-10 ppm, however the resolution is affected by the frequency offset applied, so when writing the frequency offset, the programming resolution is  $[(77760/1638400) * 2^{-48}] * (1 + \text{offset-in-ppm} / 1e6)$ .

The offset value, which is acquired by the modes shown in Table 5, can be read from the holdover\_freq\_cfg[39:0] bits by setting the read\_avg bit to "1". If read\_avg bit is set to "0" then the value in holdover\_freq\_cfg[39:0] bits is the value written into it. The value is 2's complement signed number, and the total range is +/- 92 ppm.

The holdover frequency resolution is calculated as follows:

$$\text{Holdover Frequency resolution: } HO\_freq\_res = (77760/1638400) * 2^{-48}$$

The Holdover value read from register bits holdover\_freq\_cfg[[39:0] must be converted to decimal:

$$HO\_value\_dec = \text{holdover\_freq\_cfg}[39:0] \text{ value in decimal}$$

The frequency offset in ppm is calculated as follows:

$$\text{Holdover Frequency Offset (ppm)} = (HO\_freq\_res * HO\_value\_dec) / (1 - (HO\_freq\_res * HO\_value\_dec) / 1e6)$$

### 3.2.2.1.8 Hitless Reference Switching

Bit hitless\_switch\_en in DPLL1\_mon\_sw\_pbo\_cfg register can be used to set hitless reference switching. When a Hitless Switching (HS) event is triggered, the phase offset of the selected input clock with respect to the DPLL1 output is measured. The device then automatically accounts for the measured phase offset and compensates for the appropriate phase offset into the DPLL output so that the phase transients on the DPLL1 output are minimized. The input frequencies should be set to frequencies equal to 8 kHz or higher.

If hitless\_switch\_en is set to "1", a HS event is triggered if any one of the following conditions occurs:

- DPLL1 selected input clock switches to a different reference
- DPLL1 exits from Holdover mode or Free-Run mode

For the two conditions, the phase transients on the DPLL1 output are minimized to be no more than 0.61 ns with HS. The HS can also be frozen at the current phase offset by setting the hitless\_switch\_freeze bit in DPLL1\_mon\_sw\_pbo\_cfg register. When the HS is frozen, the device will ignore any further HS events triggered by the above two conditions, and maintain the current phase offset.

When the HS is disabled, there may be a phase shift on the DPLL1 output, as the DPLL1 output tracks back to 0 degree phase offset with respect to the DPLL1 selected input clock. This phase shift can be limited; see section 3.2.2.1.9 Phase Slope Limit.

### 3.2.2.1.9 Phase Slope Limit

To meet the phase slope requirements of Telcordia and new ITU-T standards, both DPLL1 provides a phase slope limiting feature to limit the rate of output phase movement. The limit level is selectable via DPLL1\_ph\_limit[2:0] bits in DPLL1\_bw\_overshoot\_cnfg register. The options are shown in Table 6.

Table 6: DPLL1 Phase Slope Limit

DPLL1_ph_limit[2:0]	Phase Slope Limit
000	61µs/s (GR-1244 ST3)
001	885ns/s (GR-1244-CORE ST2 and 3E, GR-253-CORE ST3 and G.8262 EEC option 2)
010	7.5 µs/s (G.813 opt1, G.8262 EEC-option 1)
011	unlimited / 1.4 ms/s (default)
100	1 ns/s
101	5 ns/s
110	10 ns/s
111	programmable (default)*

\*Note: The default phase slope limiting is set to programmable with a default value set to 0 ns/s, therefore the phase slope limiting must be set to the proper value to meet different standards according to this table.

The programmable phase slope limiting can be set by writing into registers DPLL1\_prog\_ph\_limit\_cnfg[23:0]. The range of the programmable limit is 1484.3614 us/s.

### 3.2.2.1.10 Frequency Offset Limit

The DPLL1 output is limited to be within the programmed DPLL hard limit (refer to Chapter 3.2.4.3).

### 3.2.2.2 DPLL2 Operating Mode

The DPLL2 operating mode is controlled by the DPLL2\_OPERATING\_MODE[2:0] bits, as shown in Table 7. DPLL2 is disabled by default, write "0" to bit DPLL2\_pdn in pdn\_conf register to enable it.

Table 7: DPLL2 Operating Mode Control

DPLL2_OPERATING_MODE[2:0]	DPLL2 Operating Mode
000	Automatic
001	Forced - Free-Run
010	Forced - Holdover
100	Forced - Locked

When the operating mode is switched automatically, the operation of the internal state machine is shown in Figure 7:




Figure 7. DPLL2 Automatic Operating Mode

Notes to Figure 7:

1. Reset.
2. An input clock is selected.
3. (The DPLL2 selected input clock is disqualified) OR (A qualified input clock with a higher priority is switched to) OR (The DPLL2 selected input clock is switched to another one by Forced selection).
4. An input clock is selected.
5. No input clock is selected.

#### 3.2.2.2.1 Free-Run Mode

In Free-Run mode, the DPLL2 output refers to the system clock and is not affected by any input clock. The accuracy of the DPLL2 output is equal to that of the system clock.

#### 3.2.2.2.2 Locked Mode

In Locked mode, the DPLL2 is locked to the input clock. The phase and frequency offset of the DPLL2 output track those of the DPLL2 selected input clock.

DPLL2 is a wide BW DPLL, with loop bandwidth higher than 25Hz.

### 3.2.2.2.3 Holdover Mode

In Holdover mode, the DPLL2 has 2 modes of operation for the holdover set by DPLL2\_auto\_avg bit in DPLL2\_holdover\_mode\_cfg register.

DPLL2\_auto\_avg = 0: holdover frequency is the instantaneous value of integral path just before entering holdover. If the DPLL2 was locked to an input clock reference that has no in-band jitter/wander and was then manually set to go into holdover, the initial frequency accuracy is  $4.4 \times 10^{-8}$  ppm.

DPLL2\_auto\_avg = 1: averaged frequency value is used as holdover frequency. The holdover average bandwidth is about 1.5MHz. In this mode the initial frequency offset is  $1.1 \times 10^{-5}$  ppm assuming that there is no in-band jitter/wander at the input just before entering holdover state.

### 3.2.2.2.4 Frequency Offset Limit

The DPLL2 output is limited to be within the DPLL hard limit (refer to [Chapter 3.2.4.3](#)).

## 3.2.3 INPUT CLOCKS AND FRAME SYNC

The 82P33714 has 6 input clocks that can also be used for frame sync pulses.

The 82P33714 supports Telecom and Ethernet frequencies from 1PPS up to 650 MHz.

Any of the input clocks can be used as a frame pulse or sync signal. The SYNC\_sel[3:0] bits in IN<sub>n</sub>\_los\_sync\_cfg ( $1 \leq n \leq 6$ ) registers sets which pin is used as frame pulse or sync signal.

IN1 to IN6 can be used for 2 kHz, 4 kHz or 8 kHz frame pulses or 1PPS sync signal. The input frequency should match the setting in the sync\_freq[1:0] bits in DPLL1\_input\_mode\_cfg register.

### 3.2.3.1 Input Clock Pre-divider

Each input clock is assigned an internal Pre-divider. The Pre-divider can be used to divide the clock frequency down to a convenient frequency, such as 8 kHz for the internal DPLL1. Note that T1 and E1 references can exhibit substantial jitter with frequencies above 4 kHz. These references should be applied to DPLL1 without being divided down to 8kHz.

For IN1 ~ IN6, the DPLL required frequency is set by the corresponding IN\_FREQ[3:0] bits.

Table 8: IN\_FREQ[3:0] DPLL Frequency

IN_FREQ[3:0] Bits	DPLL Frequency
0000	8 kHz
0001	1.544 MHz / 2.048 MHz (depends on SONET/ SDH bit)
0010	6.48 MHz
0011-1000	Reserved
1001	2 kHz
1010	4 kHz
1011	1 PPS
1100	6.25 MHz
1101-1111	Reserved

Each Pre-divider consists of an FEC divider and a DivN divider. IN1~IN4 also include an HF (High Frequency) divider. [Figure 8](#) shows a block diagram of the pre-dividers for an input clock.

For 1 PPS, 2 kHz, 4 kHz or 8 kHz input clock frequency only, the Pre-divider should be bypassed by setting IN<sub>n</sub>\_DIV[1:0] bits = "0" ( $1 \leq n \leq 4$ ), DIRECT\_DIV bit = "0", and LOCK\_8K bit = "0". The corresponding IN\_FREQ[3:0] bits should be set to match the input frequency.

The HF divider, which is available for IN1 ~ IN4, should be used when the input clock is higher than (>) 162.5 MHz. The input clock can be divided by 4, 5 or can bypass the HF divider, as determined by the IN<sub>n</sub>\_DIV[1:0] bits ( $1 \leq n \leq 4$ ).

The DivN divider can be bypassed, as determined by the DIRECT\_DIV bit and the LOCK\_8K bit. When DivN divider is bypassed, the corresponding IN\_FREQ[3:0] bits should be set to match the input frequency. DIVN must be bypassed on a reference clock input that is also associated with another reference input used as SYNC.

When the DivN divider is used for IN<sub>n</sub> ( $1 \leq n \leq 6$ ), the division factor setting should observe the following order:

1. Write the lower eight bits of the division factor to the PRE\_DIVN\_VALUE[7:0] bits;
2. Write the higher eight bits of the division factor to the PRE\_DIVN\_VALUE[14:8] bits.

The division factor is calculated as follows:

$$\text{Division Factor} = (\text{the frequency of the clock input to the DivN divider} \div \text{the frequency of the DPLL required clock set by the IN\_FREQ[3:0] bits}) - 1$$

The Pre-divider configuration and the division factor setting depend on the input clock on one of the IN1 ~ IN6 pins and the DPLL required clock.

For the fractional input divider, the FEC divider, each input clock has a 16-bit (fec\_divp\_cfg[15:0]) that represents the value of the numerator and a 16-bit (fec\_divq\_cfg[15:0]) that represents the value of the

denominator of FEC divider. The FEC division factor is calculated as follows:

$$FEC\ Division\ Factor = \frac{(fec\_divp\_cnfg[15:0])}{(fec\_divq\_cnfg[15:0])}$$




Figure 8. Pre-divider for an input clock

### 3.2.3.2 Input Clock Quality Monitoring

The qualities of all the input clocks are always monitored in the following aspects:

- Activity
- Frequency

Activity and frequency monitoring are conducted on all the input clocks.

The qualified clocks are available for selection for the 2 DPLLs.

#### 3.2.3.2.1 Activity Monitoring

Activity is monitored by using an internal leaky bucket accumulator, as shown in Figure 9.

Each input clock is assigned an internal leaky bucket accumulator. The input clock is monitored for each period of 128 ms, the internal leaky bucket accumulator is increased by 1 when an event is detected; and it is decreased by 1 when no event is detected within the period set by the decay rate. The event is that an input clock drifts outside ( $>$ )  $\pm 500$  ppm with respect to the system clock within a 128 ms period.

There are four configurations (0 - 3) for a leaky bucket accumulator. The leaky bucket configuration for an input clock is selected by the cor-


responding BUCKET\_SEL[1:0] bits. Each leaky bucket configuration consists of four elements: upper threshold, lower threshold, bucket size and decay rate.

The bucket size is the capability of the accumulator. If the number of the accumulated events reach the bucket size, the accumulator will stop increasing even if further events are detected. The upper threshold is a point above which a no-activity alarm is raised. The lower threshold is a point below which the no-activity alarm is cleared. The decay rate is a certain period during which the accumulator decreases by 1 if no event is detected.

The leaky bucket configuration is programmed by one of four groups of register bits: the BUCKET\_SIZE\_n\_DATA[7:0] bits, the UPPER\_THRESHOLD\_n\_DATA[7:0] bits, the LOWER\_THRESHOLD\_n\_DATA[7:0] bits and the DECAY\_RATE\_n\_DATA[1:0] bits respectively; 'n' is 0 ~ 3.

The no-activity alarm status of the input clock is indicated by the INn\_NO\_ACTIVITY\_ALARM bit ( $6 \geq n \geq 1$ ).

The input clock with a no-activity alarm is disqualified for clock selection for the DPLLs.



**Figure 9. Input Clock Activity Monitoring**

### 3.2.3.2.2 Frequency Monitoring

Frequency is monitored by comparing the input clock with a reference clock. The reference clock can be derived from the system clock or the output of DPLL1, as determined by the `FREQ_MON_CLK` bit.

Each reference clock has a hard frequency monitor and a soft frequency monitor. Both monitors have two thresholds, rejecting threshold and accepting threshold, which are set in `HARD_FREQ_MON_THRESHOLD[7:0]` and `SOFT_FREQ_MON_THRESHOLD[7:0]`. So four frequency alarm thresholds are set for frequency monitoring: Hard Alarm Accepting Threshold, Hard Alarm Rejecting Threshold, Soft Alarm Accepting Threshold and Soft Alarm Rejecting Threshold.

The frequency hard alarm accepting threshold can be calculated as follows:

$$\text{Frequency Hard Alarm Accepting Threshold (ppm)} = (\text{HARD\_FREQ\_MON\_THRESHOLD}[7:4] + 1) \times \text{FREQ\_MON\_FACTOR}[3:0] \text{ (b3-0, FREQ\_MON\_FACTOR\_CNFG)}$$

The frequency hard alarm rejecting threshold can be calculated as follows:

$$\text{Frequency Hard Alarm Rejecting Threshold (ppm)} = (\text{HARD\_FREQ\_MON\_THRESHOLD}[3:0] + 1) \times \text{FREQ\_MON\_FACTOR}[3:0] \text{ (b3-0, FREQ\_MON\_FACTOR\_CNFG)}$$

When the input clock frequency rises to above the hard alarm rejecting threshold, the `INn_FREQ_HARD_ALARM` bit ( $6 \geq n \geq 1$ ) will alarm and indicate '1'. The alarm will remain until the frequency is down to below the hard alarm accepting threshold, then the `INn_FREQ_HARD_ALARM` bit will return to '0'. There is a hysteresis between frequency monitoring, refer to [Figure 10](#).

The soft alarm is indicated by the `INn_FREQ_SOFT_ALARM` bit ( $6 \geq n \geq 1$ ) in the same way as hard alarm.


The input clock with a frequency hard alarm is disqualified for clock selection for the DPLLs, but the soft alarm doesn't affect the clock selection for the DPLLs.

The frequency of each input clock with respect to the reference clock can be read by doing the following step:

1. Read the value in the `IN_FREQ_VALUE[7:0]` bits and calculate as follows:

$$\text{Input Clock Frequency (ppm)} = \text{IN\_FREQ\_VALUE}[7:0] * \text{FREQ\_MON\_FACTOR}[3:0]$$

Note that the value set by the `FREQ_MON_FACTOR[3:0]` bits depends on the application.



**Figure 10. Hysteresis Frequency Monitoring**



3.2.3.3 Input Clock Selection

For DPPLL1 and DPPLL2, the DPPLL1/2\_INPUT\_SEL[3:0] bits (register DPPLL1/2\_input\_sel\_cfg) determine the input clock selection, as shown in Table 9:

Table 9: Input Clock Selection for DPPLL1 and DPPLL2

DPPLL1/2_INPUT_SEL[3:0]	Input Clock Selection
0000	Automatic selection
0001 ~ 0010	Reserved
0011 ~ 0110	Forced selection (IN1 ~ IN4)
0111 ~ 1000	Reserved
1001 ~ 1010	Forced selection (IN5 ~ IN6)
1011 ~ 1111	Reserved

3.2.3.3.1 Forced Selection

In Forced selection, the selected input clock is set by the DPPLL1\_INPUT\_SEL[3:0] and DPPLL2\_INPUT\_SEL[4:0] bits. The results of input

clocks quality monitoring do not affect the input clock selection if Forced selection is used.

3.2.3.3.2 Automatic Selection

In Automatic selection, the input clock selection is determined by input clock being valid, priority and input clock configuration. The input clock is declared valid depending on the results of input clock quality monitoring (refer to Chapter 3.2.3.2). The input clock can be configured to be valid and therefore be allowed to participate in the locking process by setting to "0" the corresponding INn\_VALID bit ( $6 \geq n \geq 1$ ) in DPPLL\_remote\_input\_valid\_cfg register, by default all the inputs are not valid, and therefore the user must set the corresponding bit to "0" in order to allow the DPPLL to lock to a particular input clock. Within all the qualified input clocks, the one with the highest priority is selected. The priority is set by the corresponding INn\_SEL\_PRIORITY[3:0] bits in DPPLL\_INn\_sel\_priority\_cfg ( $6 \geq n \geq 1$ ). If more than one qualified input clock INn is available, then it is important to set appropriate priorities to the input clocks, two input clocks must not have the same priority. This process is shown in Figure 11.




Figure 11. Qualified Input Clocks for Automatic Selection

3.2.3.3.2.1 Input Clock Validation

For all the input clocks, the input is declared valid depending on the results of input clock quality monitoring (refer to Chapter 3.2.3.2). The IN\_NOISE\_WINDOW bit should be set to '1' if any of INn\_FREQ[3:0] is set for frequencies  $\leq 8$  kHz, by default it is set to '0'.

For DPPLL1, the following conditions must be satisfied for the input clock to be valid; otherwise, it is invalid.

- No no-activity alarm (the INn\_NO\_ACTIVITY\_ALARM bit is '0');
- No frequency hard alarm (the INn\_FREQ\_HARD\_ALARM bit is '0');
- No phase lock alarm, i.e., the INn\_PH\_LOCK\_ALARM bit is '0';
- If the ULTR\_FAST\_SW bit is '1', the DPPLL selected input clock misses less than (<) 2 consecutive clock cycles; if the ULTR\_FAST\_SW bit is '0', this condition is ignored;
- LOS[3:0] are not set to disqualify the input clock

For DPPLL2, the following conditions must be satisfied for the input clock to be valid; otherwise, it is invalid.

- No no-activity alarm (the INn\_NO\_ACTIVITY\_ALARM bit is '0');
- No frequency hard alarm (the INn\_FREQ\_HARD\_ALARM bit is '0');
- LOS[3:0] are not set to disqualify the input clock

The INn bit ( $6 \geq n \geq 1$ ) indicates whether or not the clock is valid. When the input clock changes from 'valid' to 'invalid', or from 'invalid' to 'valid', the INn bit will be set. If the INn bit is '1', an interrupt will be generated.

When the DPPLL selected input clock has failed, i.e., the selected input clock changes from 'valid' to 'invalid', the DPPLL\_MAIN\_REF\_FAILED bit will be set. If the DPPLL\_MAIN\_REF\_FAILED bit is '1', an interrupt will be generated.

### 3.2.3.3.2 Revertive and Non-Revertive Switching

For DPLL1, Revertive and Non-Revertive switchings are supported, as selected by the REVERTIVE\_MODE bit.

For DPLL2, only Revertive switching is supported.

GR-1244 defines Revertive and Non-Revertive Reference switching. In Non-Revertive switching, a switch to an alternate reference is maintained even after the original reference has recovered from the failure that caused the switch. In Revertive switching, the clock switches back to the original reference after that reference recovers from the failure, independent of the condition of the alternate reference. In Non-Revertive switching, input clock switch is minimized.

In Revertive switching, the selected input clock is switched when another qualified input clock with a higher priority than the current selected input clock is available. Therefore, if REVERTIVE\_MODE bit is set to "1", then the selected input clock is switched if any of the following is satisfied:

- the selected input clock is disqualified;
- another qualified input clock with a higher priority than the selected input clock is available.

A qualified input clock with the highest priority is selected by revertive switching. If more than one qualified input clock INn is available, then it is important to set appropriate priorities to the input clocks, two input clocks must not have the same priority.

In Non-Revertive switching, the DPLL1 selected input clock is not switched when another qualified input clock with a higher priority than the current selected input clock becomes available. In this case, the selected input clock is switched and a qualified input clock with the highest priority is selected only when the DPLL1 selected input clock is disqualified. If more than one qualified input clock INn is available, then it is important to set appropriate priorities to the input clocks, two input clocks must not have the same priority.

### 3.2.3.3.3 Selected / Qualified Input Clocks Indication

The selected input clock is indicated by the CURRENTLY\_SELECTED\_INPUT[3:0] bits.

When the device is configured in Automatic selection and Revertive switching is enabled, the input clock indicated by the CURRENTLY\_SELECTED\_INPUT[3:0] bits is the same as the one indicated by the HIGHEST\_PRIORITY\_VALIDATED[3:0] bits.

For proper operation COARSE\_PH\_LOS\_LIMT\_EN must be set to 0.

### 3.2.3.3.4 Input Clock Loss of Signal

There are 4 LOS input pins (LOS[3:0]) that can be used to disqualify the input clock. If they are set high, then the associated input clock is disqualified to be used as an input clock, and therefore the DPLLs will not lock to that particular input clock.

The 4 LOS pins can be associated with any input clock by setting bits LOS\_EN in INn\_LOS\_SYNC\_CNFG ( $1 \leq n \leq 6$ ) register. By default, the LOS pins are not associated with any input.

## 3.2.4 DPLL LOCKING PROCESS

The following events are always monitored for the DPLLs locking process:

- Fast Loss;
- Fine Phase Loss;
- Hard Limit Exceeding.

For proper operation, COARSE\_PH\_LOS\_LIMT\_EN must be set to 0.

### 3.2.4.1 Fast Loss

A fast loss is triggered when the selected input clock misses 3 consecutive clock cycles. It is cleared once an active clock edge is detected.

For DPLL1 the occurrence of the fast loss will result in the DPLL to unlock if the FAST\_LOS\_SW bit is '1'. For DPLL2, the occurrence of the fast loss will result in the DPLL to unlock regardless of the FAST\_LOS\_SW bit.

### 3.2.4.2 Fine Phase Loss

The DPLL compares the selected input clock with the feedback signal. If the phase-compared result exceeds the fine phase limit programmed by the PH\_LOS\_FINE\_LIMIT[2:0] bits, a fine phase loss is triggered. It is cleared once the phase-compared result is within the fine phase limit.

For the greatest jitter and wander tolerance, set the PH\_LOS\_FINE\_LIMIT[2:0] to the largest value.

The occurrence of the fine phase loss will result in DPLL to unlock if the FINE\_PH\_LOS\_LIMIT\_EN bit is '1'.

### 3.2.4.3 Hard Limit Exceeding

Two limits are available for this monitoring. They are DPLL soft limit and DPLL hard limit. When the frequency of the DPLL output with respect to the system clock exceeds the DPLL soft / hard limit, a DPLL soft / hard alarm will be raised; the alarm is cleared once the frequency is within the corresponding limit. The occurrence of the DPLL soft alarm does not affect the DPLL locking status. The DPLL soft alarm is indicated by the corresponding DPLL\_SOFT\_FREQ\_ALARM bit. The occurrence of the DPLL hard alarm will result in the DPLL to unlock if the FREQ\_LIMIT\_PH\_LOS bit is '1'.

The DPLL soft limit is set by the DPLL\_FREQ\_SOFT\_LIMIT[6:0] bits and can be calculated as follows:

$$DPLL \text{ Soft Limit (ppm)} = DPLL\_FREQ\_SOFT\_LIMIT[6:0] \times 0.724$$

The DPLL hard limit is set by the DPLL\_FREQ\_HARD\_LIMIT[15:0] bits and can be calculated as follows:

$$DPLL \text{ Hard Limit (ppm)} = DPLL\_FREQ\_HARD\_LIMIT[15:0] \times 0.0014$$

### 3.2.4.4 Locking Status

The DPLL locking status depends on the locking monitoring results. The DPLL is in locked state if none of the following events is triggered during 2 seconds; otherwise, the DPLL is unlocked.

- Fast Loss (the FAST\_LOS\_SW bit is '1');
- Fine Phase Loss (the FINE\_PH\_LOS\_LIMIT\_EN bit is '1');
- DPLL Hard Alarm (the FREQ\_LIMIT\_PH\_LOS bit is '1').

If the FAST\_LOS\_SW bit, the COARSE\_PH\_LOS\_LIMIT\_EN bit, the FINE\_PH\_LOS\_LIMIT\_EN bit or the FREQ\_LIMIT\_PH\_LOS bit is '0', the DPLL locking status will not be affected even if the corresponding event is triggered. If all these bits are '0', the DPLL will be in locked state in 2 seconds.

The DPLL locking status is indicated by the corresponding DPLL\_LOCK bits and by the DPLL\_LOCK pins.

### 3.2.4.5 Phase Lock Alarm

DPLL1 has a phase lock alarm that will be raised when the selected input clock can not be locked in DPLL1 within a certain period. This period can be calculated as follows:

$$Period \text{ (sec.)} = TIME\_OUT\_VALUE[5:0] \times MULTI\_FACTOR[1:0]$$

The phase lock alarm is indicated by the corresponding INn\_PH\_LOCK\_ALARM bit ( $6 \geq n \geq 1$ ).

The phase lock alarm can be cleared, as selected by the PH\_ALARM\_TIMEOUT bit:

- It is cleared when a '1' is written to the corresponding INn\_PH\_LOCK\_ALARM bit;
- It is cleared after the period (=  $TIME\_OUT\_VALUE[5:0] \times MULTI\_FACTOR[1:0]$  in second) starting from the time the alarm is raised.

The selected input clock with a phase lock alarm is disqualified for the DPLL1 to lock.

Note that phase lock alarm is not available for DPLL2.

## 3.2.5 APLL1 AND APLL2

APLL1 and APLL2 are provided for a better jitter and wander performance of the device output clocks. The bandwidth for APLL1 and APLL2 is internally set to 22 kHz (typical).

The input of both APLLs can be derived from one of the DPLL1 outputs, as selected by the apl1\_path\_freq\_cfg[2:0] and apl2\_path\_freq\_cfg[2:0] bits respectively as shown in Table 10. APLL2 is free-running by default, after reset APLL2 should be set to be connected to DPLL1 per Table 10.

Table 10: APLL1/2 input selection

apl1/apl2_path_freq_cfg[2:0]	APLL1/2 Input Selection
000	622.08 MHz from DPLL1
001	625 MHz from DPLL1
010	644.53125 MHz from DPLL1
011~1111	Reserved

To following steps should be followed to set APLL1/APLL2 output to Ethernet LAN PHY frequencies.

To initialize the device, write into the following registers:

1. Write 0x04F4F0 to bits apl1/apl2\_divn\_frac\_cfg[20:0] of APLL1/APLL2 fractional feedback divider configuration register to set the fractional part of feedback divider for APLL1/APLL2
2. Write 0x0051 to bits apl1/apl2\_divn\_den\_cfg[15:0] of APLL1/APLL2 divisor denominator configuration register to set the denominator part of feedback divider for APLL1/APLL2
3. Write 0x0010 to bits apl1/apl2\_divisor\_num\_cfg[15:0] of APLL1/APLL2 divisor numerator configuration register to set the numerator part of feedback divider for APLL1/APLL2
4. Write 0x21 to bits apl1/apl2\_divisor\_int\_cfg[5:0] of APLL1/APLL2 divisor integer configuration register to set the integer part of feedback divider for APLL1/APLL2
5. Write 0x13356218 to bits apl1/apl2\_fr\_ratio\_cfg[28:0] of APLL1/APLL2 feedback divider configuration register to set the feedback divider for APLL1/APLL2

After the device has been initialized according to the steps above, follow the following steps when setting APLL1/APLL2 path to 644.53125 MHz:

- Write 1'b1 to `dsm_cfg_en` bit to enable the preset programmable feedback divider of APLL1/APLL2 configuration register
- Write the corresponding value in the `apl1/apl2_path_freq_cfg[2:0]` bits according to [Table 10](#).

After the device has been initialized according to the steps 1 to 5 above, follow the following steps when setting APLL1/APLL2 path to 625MHz: or 622.08MHz


- Write 1'b0 to `dsm_cfg_en` bit to disable the preset programmable feedback divider of APLL1/APLL2 configuration register
- Write the corresponding value in the `apl1/apl2_path_freq_cfg[2:0]` bits according to [Table 10](#).

### 3.2.5.1 EXTERNAL FILTER

It is recommended to use external filter component for better noise suppression. The filter components are connected to VC1 for APLL1 and VC2 APLL2. Choosing the correct external components and having a printed circuit board (PCB) layout is a key task for quality operation of the APLLs external filter option. [Figure 12](#) shows the APLL1 and APLL2 external filter components, and [Table 11](#) shows the recommended values for  $R_s$ ,  $C_s$  and  $C_p$ . The device has been characterized using these parameters. The external loop filter components should be kept as close as possible to the device. Loop filter traces should be kept short. Other signal traces should be kept separated and not run underneath the device, and loop filter components.

**Table 11: APLL1 and APLL2 filter components**

VC Filter Pin	$R_s$ ( $\Omega$ )	$C_s$ ( $\mu$ F)	$C_p$ (pF)
External component	220	1	470



**Figure 12. APLL External Filter**

### 3.2.6 OUTPUT CLOCKS & FRAME SYNC SIGNALS

The device supports 10 output clocks and 2 frame sync output signals.

#### 3.2.6.1 Output Clocks

OUT1 can be derived either from DPLL1 or APLL1 selected by `out1_mux_cfg[3:0]`.


OUT2 - OUT4 can be derived from APLL1.

OUT5 - OUT7 can be derived from APLL2.

OUT8 can be derived either from DPLL1 or APLL2 selected by `out8_mux_cfg[3:0]`.


OUT1 to OUT8 have an output divider associated with each output. The divider is composed by 2 cascaded dividers, the first divider can be programmed by writing into `OUTn_DIV1_CNFG[4:0]`, the second divider can be programmed by writing into `OUTn_DIV2_CNFG[26:0]`.

[Figure 13](#) shows the diagram for OUT1 and OUT8 output dividers and relevant register bits.



**Figure 13. OUT1 and OUT8 output dividers**

Figure 14 shows the diagram for OUT2 to OUT7 output dividers and relevant register bits.



**Figure 14. OUT2 to OUT7 output dividers**

OUT9 and OUT10 are derived from DPLL2, there is an output divider associated with it. A GUI (Time Commander) can be used to set the following bits in the respective register that are associated with the DPLL2 dividers.

- To set the feedback divider, program DPLL2\_fb\_div\_cfg[13:0] bits of DPLL2 feedback divider register
- To set the fractional divider, program DPLL2\_divn\_frac\_cfg[23:0] of DPLL2 fractional divider register
- To set the denominator of the fractional divider, program DPLL2\_divn\_den\_cfg[15:0] bits of DPLL2 fractional divider denominator register
- To set the numerator of the fractional divider, program DPLL2\_divn\_num\_cfg[15:0] bits of DPLL2 fractional divider numerator register
- To set the integer divider, program DPLL2\_int\_cfg[7:0] bits of DPLL2 integer divider register

OUT1 to OUT10 output clocks can be inverted by setting OUTn\_INVERT bit (0: output not inverted, 1: output inverted) in OUTn\_MUX\_CNFG register for ( $1 \leq n \leq 8$ ), and in OUT9\_CNFG and OUT10\_CNFG registers for OUT9 and OUT10 respectively.

The output clocks can be squelched by setting OUTn\_SQUELCH[1:0] bits (0x: no squelch, 10: squelch to '0', 11: squelch to '1') in OUTn\_MUX\_CNFG register for ( $1 \leq n \leq 8$ ), and in OUT9\_CNFG and OUT10\_CNFG registers for OUT1 to OUT8, and OUT9 and OUT10 respectively.

OUT1 to OUT8 output clocks can be individually powered down by setting OUTn\_PDN bit to '1' in OUTn\_MUX\_CNFG register for ( $1 < n < 8$ )

82P33714 provides a variety of output frequencies from 1Hz to 650MHz.

APLL1 is always enabled and the default frequency for OUT1, OUT2, and OUT3 is respectively 25 MHz, 125 MHz, and 156.25MHz. OUT4 is squelched by default.

By default, OUT5 to OUT8 are squelched. Set the proper registers to set desired frequency values for OUT5 to OUT8.

DPLL2 is disabled by default, and if it is enabled, then the default frequency for OUT9 and OUT10 is respectively 16.384 MHz and 2.048 MHz.

APLL1, APLL2, and the DPLLs can be configured from an external EEPROM after reset. It can be used to set specific start up frequency values as needed by the application.

### 3.2.6.2 Frame Sync Signals

Either an 8 kHz or a 2 kHz frame sync, or a 1PPS sync signal are output on the FRSYNC\_8K\_1PPS and MFRSYNC\_2K\_1PPS pins if enabled by the 8K\_1PPS\_EN and 2K\_1PPS\_EN bits respectively. They are CMOS outputs.

The output sync frequencies are independent of the input sync frequency. The output FRSYNC\_8K\_1PPS and MFRSYNC\_2K\_1PPS frequencies are selected through the DPLL1\_fr\_mfr\_sync\_cfg registers.

Any supported clock frequency at the clock input can be associated with the sync signals.

The frame sync output signals are derived from the DPLL1 and DPLL2 output and are aligned with the output clock. They are synchronized to the frame sync input signal. In DCO control modes (section 3.2.2.1.6), the output FRSYNC\_8K\_1PPS and MFRSYNC\_2K\_1PPS must not be used, a 1PPS output sync signal can be generated in any of the output clocks connected to the DCO being used.

The frame sync output signals are derived from the DPLL1 output and are aligned with the output clock. They are synchronized to the frame sync input signal.

The frame/sync output signals align to the first edge of the associated reference clock that occurs after the edge of the frame/sync input signal. The frequency of the associated reference clock must be lower or equal to the frequencies of the output clocks that requires to be aligned with the frame/sync pulse signal.

If the frame sync input signal with respect to the DPLL1 selected input clock is above a limit set by the SYNC\_MON\_LIMIT[2:0] bits, an external sync alarm will be raised and the frame/sync input signal is disabled to synchronize the frame/sync output signals. The external sync alarm is cleared once the frame/sync input signal with respect to the

DPLL selected input clock is within the limit. If it is within the limit, whether frame/sync input signal is enabled to synchronize the frame sync output signal is determined by the AUTO\_EXT\_SYNC\_EN bit and the EXT\_SYNC\_EN bit.

When the frame/sync input signal is enabled to synchronize the frame/sync output signal, it is adjusted to align itself with the DPLL selected input clock.

By default, the falling edge of the frame/sync input signal is aligned with the rising edge of the DPLL1 selected input clock. The rising edge of frame/sync input signal can be set to be aligned with the rising edge of the DPLL1 selected input clock by setting sync\_edge bit to "1" in DPLL1\_sync\_edge\_cfg register.

The EX\_SYNC\_ALARM\_MON bit indicates whether frame/sync input signal is in external sync alarm status. The external sync alarm is indicated by the EX\_SYNC\_ALARM bit. If the EX\_SYNC\_ALARM bit is '1', the occurrence of the external sync alarm will trigger an interrupt.

The 8 kHz frame pulse, the 2 kHz frame pulse, and the 1PPS sync signal can be inverted by setting the 8K\_1PPS\_INV and 2K\_1PPS\_INV bits of Frame Sync and Multiframe Sync Output Configuration Register.

The 8 kHz and the 2 kHz frame sync outputs can be 50:50 duty cycle or pulsed, as determined by the 8K\_PUL and 2K\_PUL bits respectively.

When they are pulsed, the pulse width derived from DPLL1 is defined by the period of OUT1. They are pulsed on the position of the falling or rising edge of the standard 50:50 duty cycle, as selected by the 2K\_8K\_PUL\_POSITION bit of Frame Sync and Multiframe Sync Output Configuration Register.

### 3.2.7 INPUT AND OUTPUT PHASE CONTROL

The device has several features to allow a tight control of the phase on the input and output clocks.

#### 3.2.7.1 DPLL1 Phase offset control

The phase offset of the DPLL1 selected input clock with respect to the DPLL1 output can be adjusted. If the device is configured as the active PLL in a redundancy system, then the PH\_OFFSET\_EN bit determines whether the input-to-output phase offset is enabled. If the device is configured as the inactive PLL in a redundancy system, then the input-to-output phase offset is always enabled. If enabled, the input-to-output phase offset can be adjusted by setting the PH\_OFFSET\_CNFG[28:0] bits in DPLL1 phase offset configuration register. The register value is a 2's complement phase offset with a resolution of 0.0745ps and a total range of [20us, - 20us].

The input-to-output phase offset can be calculated as follows:

$$\text{Phase Offset (ps)} = \text{PH\_OFFSET}[28:0] \times 0.0745$$

### 3.2.7.2 Input Phase control

All the inputs phase can be controlled individually. They can be programmed with a resolution of 0.61 ns and a range of [77.5 ns,-78.1ns] by setting `INn_PHASE_OFFSET_CNFG[7:0]` bits ( $1 \leq n \leq 6$ ) in the input phase offset configuration register. The register value is a 2's complement phase offset, the default is zero. The programmed offset is automatically applied to the DPPLL1 when a particular input is selected. If the manual DPPLL1 phase offset control is used then the per-input phase offset is not applied.

### 3.2.7.3 Output Phase control

The output phase can be controlled individually for outputs OUT1 to OUT8. There is the coarse phase control that allows the output phase to be adjusted as low as 1.6ns. There is a fine phase adjustment that allows the output phase to be adjusted as low as 187.27 ps. The total range is +/-180°.

There are two registers associated with the coarse phase adjustment, the `OUTn_PH1_CNFG` ( $1 \leq n \leq 8$ ) and the `OUTn_PH2_CNFG` ( $1 \leq n \leq 8$ ) registers. The `OUTn_PH1_CNFG` register is associated with output divider 1 as shown in [Figure 13](#) and [Figure 14](#), the phase can be

adjusted by a step size that is equal to the period of the input of clock of the output Div1, the number set in the `OUTn_PH1_CNFG` register should not be larger than the number set in `OUTn_DIV1_CNFG` register. The `OUTn_PH2_CNFG` register is associated with output divider 2 as shown in [Figure 13](#) and [Figure 14](#), the phase can be adjusted by a step size that is equal to the period of the input of clock of the output Div2, the number set in the `OUTn_PH2_CNFG` register should not be larger than the number set in `OUTn_DIV2_CNFG` register.

There is a register that is associated with the fine phase adjustment, the `OUTn_FINE_CNFG` ( $1 \leq n \leq 8$ ). For the fine phase adjustment, the output clocks must be output from the APLLs, The phase can be adjusted by a step size that is equal to the 1/2 of the period of the VCO. For Ethernet clocks the VCO frequency is 2.5GHz, for Ethernet LAN PHY the VCO frequency is 2.578125 GHz, and for SONET/SDH clocks the VCO frequency is 2.48832 GHz. OUT1 can be output from the DPPLLs, and in that case the fine phase adjustment is not available, it is only available if the clocks are output from the APLLs.

The output phase adjustments are not available for OUT9 and OUT10.

## 4 POWER SUPPLY FILTERING TECHNIQUES

To achieve optimum jitter performance, power supply filtering is required to minimize supply noise modulation of the output clocks. The common sources of power supply noise are switch power supplies and the high switching noise from the outputs to the internal PLL. The 82P33714 provides separate VDDA and VDDAO power pins for the

internal analog PLL, it also provides VDDD and VDDDO pins for the core logic as well as I/O driver circuits.

The suggested power decoupling scheme is shown in [Figure 15](#).






Figure 15. 82P33714 Power Decoupling Scheme

## 5 MICROPROCESSOR INTERFACE

The microprocessor interface provides access to read and write the registers in the device. The microprocessor interface supports I2C.

### 5.1 I2C SLAVE MODE

#### 5.1.1 I2C DEVICE ADDRESS

The default value for the higher 4-bit address is 4'b1010, the 3-bit address is set by pins I2C\_AD2, I2C\_AD1, and I2C\_AD0.

#### 5.1.2 I2C BUS TIMING

Figure 16 shows the definition of I2C bus timing.




Figure 16. Definition of I2C Bus Timing

Table 12: Timing Definition for Standard Mode and Fast Mode<sup>(1)</sup>

Symbol	Parameter	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
SCL	Serial clock frequency	0	100	0	400	kHz
$t_{HD, STA}$	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	-	0.5	-	$\mu$ s
$t_{LOW}$	LOW period of the SCL clock	4.7	-	1.3	-	$\mu$ s
$t_{HIGH}$	HIGH period of the SCL clock	4.0	-	0.6	-	$\mu$ s
$t_{SU, STA}$	Set-up time for a repeated START condition	4.7	-	0.6	-	$\mu$ s
$t_{HD, DAT}$	Data hold time: for CBUS compatible masters for I <sup>2</sup> C-bus devices	5.0 0 <sup>(2)</sup>	- 3.45 <sup>(3)</sup>	- 0 <sup>(2)</sup>	- 0.9 <sup>(3)</sup>	$\mu$ s
$t_{SU, DAT}$	Data set-up time	250	-	100 <sup>(4)</sup>	-	ns
$t_r$	Rise time of both SDA and SCL signals	-	1000	20 + 0.1Cb <sup>(5)</sup>	300	ns
$t_f$	Fall time of both SDA and SCL signals	-	300	20 + 0.1Cb <sup>(5)</sup>	300	ns
$t_{SU, STO}$	Set-up time for STOP condition	4.0	-	0.6	-	$\mu$ s
$t_{BUF}$	Bus free time between a STOP and START condition	4.7	-	1.3	-	$\mu$ s
$C_b$	Capacitive load for each bus line	-	400	-	400	pF
$V_{nL}$	Noise margin at the LOW level for each connected device (Including hysteresis)	0.1VDD	-	0.1VDD	-	V
$V_{nH}$	Noise margin at the HIGH level for each connected device (Including hysteresis)	0.2VDD	-	0.2VDD	-	V
$t_{sp}$	Pulse width of spikes which must be suppressed by the input filter	0	50	0	50	ns

**Note:**


- All values referred to  $V_{IHmin}$  and  $V_{ILmax}$  levels (see [Table 23](#))
- A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the  $V_{IHmin}$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- The maximum  $t_{HD, DAT}$  has only to be met if the device does not stretch the LOW period ( $t_{LOW}$ ) of the SCL signal.
- A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement  $t_{SU, DAT} \geq 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{rmax} + t_{SU, DAT} = 1000 + 250 = 1250$  ns (according to the Standard-mode I<sup>2</sup>C-bus specification) before the SCL line is released.
- $C_b$  = total capacitance of one bus line in pF. If mixed with Hs-mode device, faster fall-times according to [Table 24](#) allowed.

n/a = not applicable


### 5.1.3 SUPPORTED TRANSACTIONS

The supported types of transactions are shown below.

#### Current Read



#### Sequential Read



#### Sequential Write



from master to slave  
 from slave to master  
 S = start  
 S<sub>r</sub> = repeated start  
 A = acknowledge  
 Ā = not acknowledge  
 P = stop

**Figure 17. I2C Slave Interface Supported Transactions**

**Table 13: Description of I2C Slave Interface Supported Transactions**

Operation	Description
Current Read	Reads a burst of data from an internal determined starting address, this starting address is equal to the last address accessed during the last read or write operation, incremented by one. If the address exceeds the address space, it will start from 0 again.
Sequential Read	Reads a burst of data from a specified address space. The starting address of the space is specified as offset address.
Sequential Write	Writes a burst of data to a specified address space, the starting address of the space is specified as offset address.

The registers are divided up into pages of 128 bytes with each byte having a separate address. Multi-byte registers need to be accessed in multiple read/write cycles. Address 0x7F is reserved for the page index pointer.

All register accesses are done as 8 bit I2C cycles. The 8-bit address refers to the register offset within the active page. If access to a different page is needed then a separate I2C write must be performed to the page register (0x7F). This makes the new page active and then 8 bit reads and writes can be performed anywhere within that page.

Note that accesses to multi-byte registers should not be interrupted by accesses to other addresses, because that may cause the data to be corrupted. The access of the multi-byte registers is different from that of the single-byte registers. Take the DPLL1 priority table registers (00H and 01H in page 2) as an example, the write operation for the multi-byte registers follows a fixed sequence. The register (00H) is configured first and the register (01H) is configured last. The two registers are configured continuously and should not be interrupted by any operation. The DPLL1 priority table configuration will take effect after all the two registers are configured. During read operation, the register (00H) is read first and the register (01H) is read last. The priority table configuration register reading should be continuous and not be interrupted by any operation.

## 5.2 I2C MASTER MODE

The 82P33714 has the capability to read from an external I2C EEPROM upon exit from reset. This reduces the start-up load on the

microprocessor by programming the registers in the device-address space 101\_0xxx. This mode uses the MPU\_MODE1/I2CM\_SCL and the MPU\_MODE0/I2CM\_SDA pins as the serial clock and the serial data respectively, it requires that both these pins be pulled high through resistors (these resistor values are dependent on the bus capacitance and I2C speed of the application). Access to the 82P33714 registers through the microprocessor interface I2C serial port is not available until the EEPROM reading process is completed.

- As an I<sup>2</sup>C bus master, the 82P33714 will support the following:
  - 8 kbit (1023 x 8) I2C EEPROM with device address 1010000 (for the base block)
  - Sequential read (block read) of the entire memory-map for device, from byte-address 0x000 to 0x39E
  - 7-bit device address mode
  - Validation of the EEPROM read data via CCITT-8 CRC check against value stored in memory-map address 0x39E
  - Support for 100 kHz and 400 kHz operation with speed programmability. If bit 7 is set at memory-map address 0x001, the 82P33714 will shift from 100 kHz operation to 400 kHz operation.
  - 2-byte word-addressing (1-byte word addressing is supported by offsetting the memory-map upwards 1 address in the EEPROM)
  - Read will abort with an alarm (RD\_EEPROM\_ERR interrupt status set) if any of the following conditions occur: Slave NACK, CRC failure, Slave Response time-out

As the 82P33714 I2C master bus is meant only to read from a single EEPROM, it has the following restrictions:

- No support for Multi-master
- No support for Slave clock stretching
- No support for I2C Start Byte protocol
- No support for EEPROM Chaining
- No support for Writing to external I2C devices including the EEPROM used for booting

### 5.2.1 I2C BOOT-UP INITIALIZATION MODE

EEPROM mode is enabled via setting the MPU\_MODE[1:0] pins high (through two separate pull-up resistors). Once the RSTB input has been asserted (low) and then de-asserted (high) and the device internal calibration has been completed, the 82P33714 will perform a short block read at 100 kHz to program the EEPROM read speed (100 kHz or 400 kHz). The 82P33714 will then perform a block read to program all the device configuration registers, and check the CRC of the EEPROM data. During the boot-up EEPROM-reading process, the 82P33714 will not respond to microprocessor serial control port accesses. Once the initialization process is completed, the contents of any of the device configuration registers can be further altered by the microprocessor, if desired.

The 82P33714 can work with EEPROMs supporting 2-byte word-addresses or 1-byte word-addresses by using 2-byte word addressing for both. This works in the usual manner for EEPROMs supporting 2-byte word addresses, and gives an address-to-address match between EEPROM and memory-map. For EEPROMs supporting only 1-byte word addresses, the second address byte will cause an addition increment of the address counter, and the memory-map will be read at the next highest EEPROM address, i.e. memory-map (CSR) address 0x00 will be read from EEPROM address 0x01, and memory map address 0x39E will be read from EEPROM address 0x39F.

If a NACK is received to any of the read cycles performed by the 82P33714 during the initialization process, or if the CRC does not match the one stored in memory-map address 0x39E, the boot process will be restarted. This restart can happen up to three times before an abort is declared and the RD\_EEPROM\_ERR interrupt status bit is set. Also on RD\_EEPROM\_ERR the MPU\_MODE1/ I2CM\_SCL and MPU\_MODE0/ I2CM\_SDA pins are both held low until the interrupt status bit is cleared or the device is reset. The suggested method for dealing with RD\_EEPROM\_ERR is to externally set the MPU\_MODE[1:0] pins to 00 and then reset the 82P33714 so that it will boot into I2C serial port mode.

After a successful EEPROM boot, the 82P33714 will stop toggling the MPU\_MODE1/ I2CM\_SCL and MPU\_MODE0/I2CM\_SDA pins, returning them to static high values, and the RD\_EEPROM\_DONE interrupt status bit will be set. The I2C serial port will now respond to microprocessor reads and writes to the appropriate I2C device address.

### 5.2.2 EEPROM MEMORY MAP NOTES

The EEPROM memory-map is the same as the control and status register (CSR) map with the following additions and constraints:

1. For EEPROMs supporting 2-byte word-address, the memory-map addresses are the same as the EEPROM addresses; for EEPROMs supporting 1-byte word-address, the memory-map addresses will be mapped to the next address in the EEPROM, i.e. memory-map address 0x00 will be read from EEPROM address 0x01, and memory-map address 0x39E will be read from EEPROM address 0x39F.

2. Memory-map address 0x001, bit 7 is the EEPROM read speed (0 for 100 kps, 1 for 400 kbps)

3. Memory-map address 0x39E is the CRC-8 of the memory-map from 0x000 to 0x39D (the standard CCITT CRC-8 with the data width and result width being 8; the polynomial is (0, 1, 2, 8) or "0x07"). NB: all memory-map addresses from 0x000 to 0x39d are included in the sequential calculation of CRC, including those not used in the CSR - it is recommend that data at unused addresses be set to 0x00.

4. Memory-map addresses 0x392 to 0x39D must be set to the default values shown in the CSR documentation.

5. The device address at memory-map address 0x00f must match the address set by the board.

6. Each memory-map address that is a multiple of 0x7F must contain the pointer to the next page of the CSR i.e

0x07f	0x01
0x0ff	0x02
0x17f	0x03
0x1ff	0x04
0x27f	0x05
0x2ff	0x06
0x37f	0x07

### 5.3 SERIAL MODE

In a read operation, the active edge of SCLK is selected by CLKE. When CLKE is asserted low, data on SDO will be clocked out on the rising edge of SCLK. When CLKE is asserted high, data on SDO will be clocked out on the falling edge of SCLK.

When CLKE is asserted low, data on SDO will be clocked out on the rising edge of SCLK. When CLKE is asserted high, data on SDO will be clocked out on the falling edge of SCLK.

In a write operation, data on SDI will be clocked in on the rising edge of SCLK.




Figure 18. Serial Read Timing Diagram (CLKE Asserted Low)




Figure 19. Serial Read Timing Diagram (CLKE Asserted High)

Table 14: Read Timing Characteristics in Serial Mode

Symbol	Parameter	Min	Typ	Max	Unit
T	One cycle time of the master clock		12.86		ns
$t_{in}$	Delay of input pad		5		ns
$t_{out}$	Delay of output pad		5		ns
$t_{su1}$	Valid SDI to valid SCLK setup time	4			ns
$t_{su2}$	Valid CS to valid SCLK setup time	14			ns
$t_{d1}$	Valid SCLK to valid data delay time		10		ns
$t_{d2}$	CS rising edge to SDO high impedance delay time		10		ns
$t_{pw1}$	SCLK pulse width low	5T+10			ns
$t_{pw2}$	SCLK pulse width high	5T+10			ns
$t_{h1}$	Valid SDI after valid SCLK hold time	6			ns
$t_{h2}$	Valid CS after valid SCLK hold time (CLKE = 0/1)	5			ns
$t_{T1}$	Time between consecutive Read-Read or Read-Write accesses (CS rising edge to CS falling edge)	10			ns





Figure 20. Serial Write Timing Diagram

Table 15: Write Timing Characteristics in Serial Mode

Symbol	Parameter	Min	Typ	Max	Unit
T	One cycle time of the master clock		12.86		ns
$t_{in}$	Delay of input pad		5		ns
$t_{out}$	Delay of output pad		5		ns
$t_{su1}$	Valid SDI to valid SCLK setup time	4			ns
$t_{su2}$	Valid CS to valid SCLK setup time	14			ns
$t_{pw1}$	SCLK pulse width low	5T+10			ns
$t_{pw2}$	SCLK pulse width high	5T+10			ns
$t_{h1}$	Valid SDI after valid SCLK hold time	6			ns
$t_{h2}$	Valid CS after valid SCLK hold time	5			ns
$t_{T1}$	Time between consecutive Write-Write or Write-Read accesses (CS rising edge to CS falling edge)	10			ns

## 5.4 UART MODE

When the 82P33714 comes out of reset with the MPU\_MODE[1:0] pins set to 'b10, or when the boot-up EEPROM sets the mpu\_sel\_cfg[1:0] bits to 'b10, the device will set its serial port mode to support simple 2-pin UART (Universal Asynchronous Receiver / Transmitter) communications. The UART\_RX pin is used as the receive data, (data into the device), and the UART\_TX pin is used as the transmit data, (data out of the device). The supported byte-protocol is 1 Start bit, 8 data bits, and 1 Stop bits, with no parity. Figure 21 shows the UART data frame.



**Figure 21. UART Data Frame**

The falling edge of the Start bit is used to synchronize the UART receiver with the transmitter of the micro-controller; each bit is sampled at the expected midpoint as determined by this falling edge and the programmed baud rate.

The baud rate is programmed using the two control registers: baud\_rate\_cfg, and baud\_limit\_cfg. These registers set up an M/N divider from the 82P33714 system clock rate (77.76 MHz) down to the desired sample-clock rate, which must be 16 times the desired baud rate. The baud\_freq\_cfg register is programmed with the M value, and the baud\_limit\_cfg register is programmed with the value (N - M). These registers may be programmed by the boot-up EEPROM, or over the serial UART link. The new values take effect as soon as the UART goes idle, so it is recommended that all 4 bytes be written in one burst.

Example Baud rates:

### 9600 baud (default)

- Sample Clock Rate = 16 \* 9600 = 153 600 Hz
- Sample Clock Rate = 77.76 MHz \* 4/2025 = 153 600 Hz
- baud\_freq\_cfg = 4 = x004
- baud\_limit\_cfg = 2025 - 4 = 2021 = x07E5

### 115 200 baud

- Sample Clock Rate = 16 \* 115 200 = 1 843 200 Hz
- Sample Clock Rate = 77.76 MHz \* 16/675 = 1 843 200 Hz
- baud\_freq\_cfg = 16 = x010
- baud\_limit\_cfg = 675 - 16 = 659 = x293

Reads and writes of the 82P33714 control and status registers are performed through a multi-frame/byte binary protocol, which is more efficient than a character-oriented (hyper-terminal) protocol. The UART will auto-increment the internal address to support burst reads and writes for even higher efficiency.

## 5.4.1 PROTOCOL

Reads and writes are initiated by the micro-controller sending a command to the 82P33714. All commands start with a zero byte, followed by a command byte, 2 address bytes, and a length byte, which specifies the number of bytes to be written or read. Write commands then have a number of data bytes as given by the length byte. Commands are optionally acknowledged on completion.

Byte 1	Zero byte
Byte 2	Command byte
Byte 3	High Address byte (always zero)
Byte 4	Low Address byte
Byte 5	Length byte
Byte 6 to 5+Length	Write data bytes (if a write command)

The format of the command byte is given in Table 16.

**Table 16: UART Command byte Structure**

Bit Number	Description
[7:6]	Not Used
[5:4]	Command: 2'b00 = NOP (sends ACK if requested) 2'b01 = Read 2'b10 = Write
[3:2]	Not Used
1	Address Auto-Increment: Set to 0 to enable address auto increment. Set to 1 to disable address auto increment.
0	Send ACK Flag: Set to 1 to send ACK byte at command completion.

Note that bursts cannot exceed the boundary of one register page (128 bytes), also the Address + Length should not reach the page register at the top of the register page (address 127 / x3F).

When the micro-controller sends a read command, or requests an acknowledge byte, the 82P33714 will transmit one or more bytes as follows:

Byte 1 to Length	Read Data bytes
Byte 'Length	'ACK byte (0x5A, if bit[0] of the Command byte was set)

Although the UART command contains a two-byte address, the 82P33714 will only use the Low Address byte. The UART can be set to expect a single byte address by clearing the uart\_double\_address bit in the baud\_freq\_cfg[11:8] register. The command protocol can then leave out the High Address byte.




## 6 JTAG

This device is compliant with the IEEE 1149.1 Boundary Scan standard except the following:

- The output boundary scan cells do not capture data from the core and the device does not support EXTEST instruction;

The JTAG interface timing diagram is shown in [Figure - 22](#).



**Figure 22. JTAG Interface Timing Diagram**

**Table 17: JTAG Timing Characteristics**

Symbol	Parameter	Min	Typ	Max	Unit
$t_{TCK}$	TCK period	100			ns
$t_S$	TMS / TDI to TCK setup time	25			ns
$t_H$	TCK to TMS / TDI Hold Time	25			ns
$t_D$	TCK to TDO delay time			50	ns

## 7 THERMAL MANAGEMENT

The device operates over the industry temperature range  $-40^{\circ}\text{C}$  ~  $+85^{\circ}\text{C}$ . To ensure the functionality and reliability of the device, the maximum junction temperature  $T_{j\text{max}}$  should not exceed  $125^{\circ}\text{C}$ . In some applications, the device will consume more power and a thermal solution should be provided to ensure the junction temperature  $T_j$  does not exceed the  $T_{j\text{max}}$ .

### 7.1 JUNCTION TEMPERATURE

Junction temperature  $T_j$  is the temperature of package typically at the geographical center of the chip where the device's electrical circuits are. It can be calculated as follows:

$$\text{Equation 1: } T_j = T_A + P \times \theta_{JA}$$

Where:

$\theta_{JA}$  = Junction-to-Ambient Thermal Resistance of the Package

$T_j$  = Junction Temperature

$T_A$  = Ambient Temperature

$P$  = Device Power Consumption

In order to calculate junction temperature, an appropriate  $\theta_{JA}$  must be used. The  $\theta_{JA}$  is shown in [Table 18](#):

[Table 18](#) has the thermal results based on JEDEC standard conditions. It is industry practice and IDT practice to publish these results.

If the PCB design differs from the JEDEC standard conditions, then the thermal results will be different.

### 7.2 THERMAL RELEASE PATH

In order to maximize both the removal of heat from the package, electrical grounding from the package to the board can be done through thermal vias to effectively conduct from the surface of the PCB to the ground plane(s). The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. These recommendations are to be used as a guideline only.

Table 18: Thermal Data

Parameter	Symbol	CONDITIONS	PKG	Typ Values ( $^{\circ}\text{C}/\text{W}$ )	Notes
Thermal Resistance	$\theta_{JC}$	Junction to Case	QFN/NLG72	11.2	JEDEC PCB (7x7 matrix)
	$\theta_{JB}$	Junction to Base		0.42	
	$\theta_{JA1}$	Junction to Air, still air		20.75	
	$\theta_{JA2}$	Junction to Air, 1 m/s air flow		17.05	
	$\theta_{JA3}$	Junction to Air, 2 m/s air flow		15.66	
	$\theta_{JA4}$	Junction to Air, 3 m/s air flow		14.96	

## 8 ELECTRICAL SPECIFICATIONS

### 8.1 ABSOLUTE MAXIMUM RATING

**Table 19: Absolute Maximum Rating**

Symbol	Parameter	Min	Max	Unit
$V_{DDA}, V_{DDAO}, V_{DDDO}, V_{DDD}$	Supply Voltage $V_{DDA}, V_{DDAO}, V_{DDDO}, V_{DDD}$	-0.5	3.6	V
$V_{DDD_{1-8}}$	Supply Voltage $V_{DDD_{1-8}}$	-0.5	1.98	V
$V_{INCMOS}$	Input Voltage (CMOS and Open drain pins)	-0.5	5.5	V
$V_{INDIFF}$	Input Voltage (Differential pins)	-0.5	$V_{DDD} + 0.5$	V
$V_{INAN}$	Input Voltage (Analog pins)	-0.5	2.2	V
$I_{OUTCONT}$	Output Current (Continuous current)		50	mA
$I_{OUTSURGE}$	Output Current (Surge current)		100	mA
$T_A$	Ambient Operating Temperature Range	-40	85	°C
$T_{STOR}$	Storage Temperature	-50	150	°C

Note:  
 CDM Classification - Class III (JESD22 - C101)  
 HBM Classification - Class 2 (JS-001-2010)

### 8.2 RECOMMENDED OPERATION CONDITIONS

**Table 20: Recommended Operation Conditions**

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
$V_{DDA}, V_{DDAO}, V_{DDDO}, V_{DDD}$	Power Supply (DC voltage)	3.135	3.3	3.465	V	
$V_{DDD_{1-8}}$	Power Supply (DC voltage) $V_{DDD_{1-8}}$	1.71	1.8	1.89	V	
$T_A$	Ambient Temperature Range	-40		85	°C	
$I_{DDA}$	Analog Supply Current		327.75	361.90	mA	
$I_{DDD}$	Digital Supply Current ( $V_{DDD}$ )		24.66	27.98	mA	
$I_{DDD_{1-8}}$	Digital Supply Current ( $V_{DDD_{1-8}}$ )		81.46	94.55	mA	
$I_{DDDO}$	Digital Output Supply Current		38.92	42.47	mA	All outputs enabled
$I_{DDAO}$	Analog Output Supply Current		152.13	170.93	mA	All outputs enabled, unloaded
	Analog Output Supply Current (loaded)		205.33	229.45	mA	All outputs enabled, 4 LVPECL outputs loaded with 150 ohms to GND
$P_{TOT}$	Total Power Dissipation		1.94	2.28	W	All outputs enabled, excluding the loading

## 8.3 I/O SPECIFICATIONS

### 8.3.1 CMOS INPUT / OUTPUT PORT

Table 21: CMOS Input Port Electrical Characteristics

Parameter	Description	Min	Typ	Max	Unit	Test Condition
$V_{IH}$	Input Voltage High	2			V	
$V_{IL}$	Input Voltage Low			0.8	V	
$I_{IN}$	Input Current			$\pm 10$	$\mu A$	

Table 22: CMOS Input Port with Internal Pull-Up Resistor Electrical Characteristics

Parameter	Description	Min	Typ	Max	Unit	Test Condition
$V_{IH}$	Input Voltage High	2			V	
$V_{IL}$	Input Voltage Low			0.8	V	
$P_U$	Pull-Up Resistor		50		K $\Omega$	
$I_{IN}$	Input Current			$\pm 150$	$\mu A$	

Table 23: CMOS Input Port with Internal Pull-Down Resistor Electrical Characteristics


Parameter	Description	Min	Typ	Max	Unit	Test Condition
$V_{IH}$	Input Voltage High	2			V	
$V_{IL}$	Input Voltage Low			0.8	V	
$P_D$	Pull-Down Resistor		50		K $\Omega$	
$I_{IN}$	Input Current			$\pm 150$	$\mu A$	

Table 24: CMOS Output Port Electrical Characteristics

Application Pin	Parameter	Description	Min	Typ	Max	Unit	Test Condition
Output Clock	$V_{OH}$	Output Voltage High	2.4		VDD	V	$I_{OH} = -4 \text{ mA}$
	$V_{OL}$	Output Voltage Low			0.4	V	$I_{OL} = 4 \text{ mA}$
	$t_R$	Rise time		2.2		ns	$C_{LOAD} = 15 \text{ pF}$
	$t_F$	Fall time		2.2		ns	$C_{LOAD} = 15 \text{ pF}$
Other Output	$V_{OH}$	Output Voltage High	2.4			V	$I_{OH} = -2 \text{ mA}$
	$V_{OL}$	Output Voltage Low			0.4	V	$I_{OL} = 2 \text{ mA}$
	$t_R$	Rise Time		7	20	ns	$C_{LOAD} = 50 \text{ pF}$
	$t_F$	Fall Time		7	20	ns	$C_{LOAD} = 50 \text{ pF}$

### 8.3.2 LVPECL / LVDS INPUT / OUTPUT PORT

#### 8.3.2.1 PECL Input Port



**Figure 23. Recommended PECL Input Port Line Termination**

**Table 25: LVPECL Input Port Electrical Characteristics**

Parameter	Description	Min	Typ	Max	Unit	Test Condition
V <sub>IL</sub>	Input Low Voltage, Differential Inputs	VDD - 2.5	VDD - 1.5	VDD - 0.5	V	
V <sub>IH</sub>	Input High Voltage, Differential Inputs	VDD - 2.4	VDD - 1.4	VDD - 0.4	V	
V <sub>ID</sub>	Input Differential Voltage	0.1	0.7	1.4	V	
V <sub>IL_S</sub>	Input Low Voltage, Single-ended Input	VSS	VDD - 1.95	VDD - 1.5	V	
V <sub>IH_S</sub>	Input High Voltage, Single-ended Input	VDD - 1.3	VDD - 0.9	VDD	V	
I <sub>IH</sub>	Input High Current, Input Differential Voltage V <sub>ID</sub> = 1.4 V			10	μA	
I <sub>IL</sub>	Input Low Current, Input Differential Voltage V <sub>ID</sub> = 1.4 V	-10			μA	

Note:

1. Assuming a differential input voltage of at least 100 mV.
2. Unused differential input terminated to VDD-1.4 V.

8.3.2.2 LVPECL Output Port

8.3.2.2.1 LVPECL Termination for 3.3 V

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for func-

tionality. These outputs are designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figure 24 and Figure 25 show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 24. 3.3V LVPECL Output Termination




Figure 25. 3.3V LVPECL Output Termination

8.3.2.2.2 LVPECL Termination for 2.5 V

Figure 26 and Figure 27 show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to  $V_{CC0} - 2V$ . For  $V_{CC0} = 2.5V$ , the  $V_{CC0} - 2V$  is very close to ground level. The R3 in Figure 27 can be eliminated and the termination is shown in Figure 28.




Figure 26. 2.5V LVPECL Output Termination




Figure 27. 2.5V LVPECL Output Termination




Figure 28. 2.5V LVPECL Output Termination


Table 26: LVPECL Output Port Electrical Characteristics

Parameter	Description	Min	Typ	Max	Unit	Test Condition
$V_{OH}$	Output High Voltage; NOTE 1	$V_{CC0} - 1.3$		$V_{CC0} - 0.7$	V	
$V_{OL}$	Output Low Voltage; NOTE 1	$V_{CC0} - 2.0$		$V_{CC0} - 1.5$	V	
$V_{SWING}$	Peak-to-Peak Output Voltage Swing	0.6		1.0	V	
$t_{RISE}/t_{FALL}$	Output Rise/Fall time	80		400	ps	20% to 80%

NOTE 1: Outputs terminated with 50Ω to  $V_{CC0} - 2V$

8.3.3 LVDS INPUT / OUTPUT PORT

8.3.3.1 LVDS INPUT PORT



**Figure 29. Recommended LVDS Input Port Line Termination**

**Table 27: LVDS Input Port Electrical Characteristics**

Parameter	Description	Min	Typ	Max	Unit	Test Condition
$V_{CM}$	Input Common-mode Voltage Range	200	1200	2200	mV	
$V_{DIFF}$	Input Peak Differential Voltage	100	350	900	mV	
$V_{IDTH}$	Input Differential Threshold	-100		100	mV	
$R_{TERM}$	External Differential Termination Impedance		100		$\Omega$	



### 8.3.3.2 LVDS Output Port

#### LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance ( $Z_T$ ) is between  $90\Omega$  and  $132\Omega$ . The actual value should be selected to match the differential impedance ( $Z_0$ ) of your transmission line. A typical point-to-point LVDS design uses a  $100\Omega$  parallel resistor at the receiver and a  $100\Omega$  differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source.

The standard termination schematic as shown at the top part of Figure 30 can be used with either type of output structure. The termination schematic shown at the bottom part of Figure 30, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately  $50\text{pF}$ . If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.




Figure 30. Recommended LVDS Output Port Line Termination

Table 28: LVDS Output Port Electrical Characteristics

Parameter	Description	Min	Typ	Max	Unit	Test Condition
$V_{OD}$	Differential Output Voltage	247		454	mV	
$\Delta V_{OD}$	$V_{OD}$ Magnitude Change			50	mV	
$V_{OS}$	Offset Voltage	1.125		1.375	V	
$\Delta V_{OS}$	$V_{OS}$ Magnitude Change			50	mV	
$t_{RISE}/t_{FALL}$	Output Rise/Fall time	90		400	ps	20% to 80%

8.3.4 OUTPUT CLOCK DUTY CYCLE

Table 29: Output Clock Duty Cycle

Clock Output Frequency	Min	Typ	Max	Unit	Test Condition
$f_{OUT} < 570\text{MHz}$	45		55	%	
$f_{OUT} \geq 570\text{MHz}$	35		65	%	

NOTE 1: Output Duty Cycle configured using APLL1 or APLL2.

8.3.4.1 Single-Ended Input for Differential Input

Figure 31 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3\text{V}$ , R1 and R2 value should be adjusted to set  $V_{REF}$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver ( $R_o$ ) and the series resistance ( $R_s$ ) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways.

First, R3 and R4 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{IL}$  cannot be less than  $-0.3\text{V}$  and  $V_{IH}$  cannot be more than  $V_{CC} + 0.3\text{V}$ . Suggest edge rate faster than  $1\text{V/ns}$ . Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The data-sheet specifications are characterized and guaranteed by using a differential signal.




Figure 31. Example of Single-Ended Signal to Drive Differential Input

$$V_{th} = V_{CC} * [R2 / (R1 + R2)]$$

For the example in Figure 31,  $R1 = R2$ , so  $V_{th} = V_{CC} / 2 = 1.65\text{V}$

The suggested single-ended signal input:

$$V_{IHmax} = V_{CC}$$

$$V_{ILmin} = 0\text{V}$$

$$V_{swing} = 0.6\text{V} \sim V_{CC}$$

$$\text{DC offset (Swing Center)} = V_{th} / 2 \pm V_{swing} * 10\%$$

## 8.4 JITTER PERFORMANCE

**Table 30: Gigabit Ethernet Output Clock Jitter Generation**  
(jitter measured on one differential output of APLL1/2 with one differential output enabled)

Output Frequency	RMS Jitter Typ (ps)	RMS Jitter Max (ps)	Test Filter	Notes
25 MHz	0.70	0.96	2.5 kHz - 5 MHz	ITU-T G.8262 limit 0.5 UI p-p (1 UI = 0.8 ns)
	0.55	0.73	12 kHz - 5 MHz	
	0.27	0.34	637 kHz - 5 MHz	IEEE 802.3-2008 limit 0.24 UI p-p / 0.0174 UI RMS (1 UI = 0.8 ns)
125MHz	0.71	1.00	2.5 kHz to 10 MHz	ITU-T G.8262 limit 0.5 UI p-p (1 UI = 0.8 ns)
	0.56	0.75	12 kHz - 20 MHz	
	0.19	0.24	637 kHz - 10 MHz	IEEE 802.3-2008 limit 0.24 UI p-p / 0.0174 UI RMS (1 UI = 0.8 ns)
156.25MHz	0.55	0.74	12 kHz - 20 MHz	
	0.52	1.18	20 kHz - 40 MHz	ITU-T G.8262 limit 0.5 UI p-p (1 UI = 100.47 ps)
	0.23	0.31	1 MHz - 30 MHz	
	0.17	0.24	1.875 MHz - 20 MHz	IEEE 802.3-2008 limit 0.28 UI p-p / 0.0203 UI RMS (1 UI = 100.47 ps)
625MHz	0.56	0.76	12 kHz - 20 MHz	
	0.52	0.65	20 kHz - 80 MHz	ITU-T G.8262 limit 0.5 UI p-p 0.0203 UI RMS (1 UI = 100.47 ps)
	0.16	0.29	1 MHz - 30 MHz	
	0.10	0.26	1.875 MHz - 20 MHz	IEEE 802.3-2008 limit 0.28 UI p-p / 0.0203 UI RMS (1 UI = 100.47 ps)

NOTE 1: DPLL locked to input clock  
NOTE 2: For BER = 10<sup>-12</sup>, RMS jitter = p-p jitter/13.8 per IEEE 802.3-2008 and IEEE 802.3ae-2002 section 48B.3.1.3.1

**Table 31: Gigabit Ethernet Output Clock Jitter Generation**  
 (Jitter measured on one CMOS output of APLL1/2 with one CMOS output enabled)

Output Frequency	RMS Jitter Typ (ps)	RMS Jitter Max (ps)	Test Filter	Notes
25 MHz	0.71	0.95	2.5 kHz - 5 MHz	ITU-T G.8262 limit 0.5 UI p-p (1 UI = 0.8 ns)
	0.54	0.70	12 kHz - 5 MHz	
	0.23	0.29	637 kHz - 5 MHz	IEEE 802.3-2008 limit 0.24 UI p-p / 0.0174 UI RMS (1 UI = 0.8 ns)
125MHz	0.78	1.07	2.5 kHz to 10 MHz	ITU-T G.8262 limit 0.5 UI p-p (1 UI = 0.8 ns)
	0.61	0.78	12 kHz - 20 MHz	
	0.20	0.25	637 kHz - 10 MHz	IEEE 802.3-2008 limit 0.24 UI p-p / 0.0174 UI RMS (1 UI = 0.8 ns)
NOTE 1: DPLL locked to input clock NOTE 2: For BER = 10 <sup>-12</sup> , RMS jitter = p-p jitter/13.8 per IEEE 802.3-2008 and IEEE 802.3ae-2002 section 48B.3.1.3.1				

**Table 32: SONET/SDH Output Clock Jitter Generation**  
 (jitter measured on one differential output of APLL1/2 with one differential output enabled)

Output Frequency	RMS Jitter Typ (ps)	RMS Jitter Max (ps)	Test Filter	Notes
19.44 MHz	0.53	0.74	12 kHz to 1.3MHz	GR-253-CORE and ITU-T G.813 Option 2 limit 0.1 UI p-p / 0.01 UI RMS (STM-16: 1UI = 0.40 ns)
	0.62	0.85	12 kHz to 5MHz	ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-1: 1 UI = 6.43 ns)
	0.92	1.26	500 Hz to 1.3 MHz	ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-4: 1 UI = 1.61 ns)
	0.90	1.27	1 kHz to 5 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-1: 1 UI = 6.43 ns)
	0.32	0.43	65 kHz to 1.3 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-4: 1 UI = 1.61 ns)
	0.41	0.53	250 kHz to 5 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-4: 1 UI = 1.61 ns)
77.76 MHz	0.57	1.02	12 kHz to 20 MHz	GR-253-CORE and ITU-T G.813 Option 2 limit 0.1 UI p-p / 0.01 UI RMS (STM-16: 1UI = 0.40 ns)
	0.94	1.31	500 Hz to 1.3 MHz	ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-1: 1 UI = 6.43 ns)
	0.87	1.24	1 kHz to 5 MHz	ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-4: 1 UI = 1.61 ns)
	0.27	0.36	65 kHz to 1.3 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-1: 1 UI = 6.43 ns)
	0.22	0.29	250 kHz to 5 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-4: 1 UI = 1.61 ns)

**Table 32: SONET/SDH Output Clock Jitter Generation**  
 (jitter measured on one differential output of APLL1/2 with one differential output enabled)

Output Frequency	RMS Jitter Typ (ps)	RMS Jitter Max (ps)	Test Filter	Notes
155.52 MHz	0.56	0.77	12 kHz to 20 MHz	GR-253-CORE and ITU-T G.813 Option 2 limit 0.1 UI p-p / 0.01 UI RMS (STM-16: 1UI = 0.40 ns)
	0.96	1.33	500 Hz to 1.3 MHz	ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-1: 1 UI = 6.43 ns)
	0.88	1.26	1 kHz to 5 MHz	ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-4: 1 UI = 1.61 ns)
	0.68	0.97	5 kHz to 20 MHz	ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-16: 1UI = 0.40 ns)
	0.28	0.37	65 kHz to 1.3 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-1: 1 UI = 6.43 ns)
	0.21	0.28	250 kHz to 5 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-4: 1 UI = 1.61 ns)
	0.20	0.27	1 MHz to 20 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-16: 1UI = 0.40 ns)

**Table 32: SONET/SDH Output Clock Jitter Generation**  
 (jitter measured on one differential output of APLL1/2 with one differential output enabled)

Output Frequency	RMS Jitter Typ (ps)	RMS Jitter Max (ps)	Test Filter	Notes
622.08 MHz	0.58	0.83	12 kHz to 20 MHz	GR-253-CORE and ITU-T G.813 Option 2 limit 0.1 UI p-p / 0.01 UI RMS (STM-16: 1UI = 0.40 ns)
	0.51	0.66	20 kHz to 80 MHz	GR-253-CORE and ITU-T G.813 Option 2 limit 0.3 UI p-p (STM-64: 1 UI = 0.10 ns)  ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-64: 1 UI = 0.10 ns)
	0.16	0.26	4 MHz to 80 MHz	GR-253-CORE and ITU-T G.813 Option 2 limit 0.1 UI p-p (STM-64: 1 UI = 0.10 ns)  ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-64: 1 UI = 0.10 ns)
	1.05	1.52	500 Hz to 1.3 MHz	ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-1: 1 UI = 6.43 ns)
	0.97	1.44	1 kHz to 5 MHz	ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-4: 1 UI = 1.61 ns)
	0.73	1.06	5 kHz to 20 MHz	ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-16: 1UI = 0.40 ns)
	0.29	0.39	65 kHz to 1.3 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-1: 1 UI = 6.43 ns)
	0.20	0.28	250 kHz to 5 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-4: 1 UI = 1.61 ns)
	0.14	0.27	1 MHz to 20 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-16: 1UI = 0.40 ns)
	NOTE 1: DPLL locked to input clock			

**Table 33: SONET/SDH Output Clock Jitter Generation**  
 (jitter measured on one CMOS output of APLL1/2 with one CMOS output enabled)

Output Frequency	RMS Jitter Typ (ps)	RMS Jitter Max (ps)	Test Filter	Notes
19.44 MHz	0.50	0.71	12 kHz to 1.3MHz	GR-253-CORE and ITU-T G.813 Option 2 limit 0.1 UI p-p / 0.01 UI RMS (STM-16: 1UI = 0.40 ns)
	0.54	0.74	12 kHz to 5MHz	ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-1: 1 UI = 6.43 ns)
	0.89	1.23	500 Hz to 1.3 MHz	ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-4: 1 UI = 1.61 ns)
	0.84	1.17	1 kHz to 5 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-1: 1 UI = 6.43 ns)
	0.28	0.36	65 kHz to 1.3 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-4: 1 UI = 1.61 ns)
	0.27	0.36	250 kHz to 5 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-4: 1 UI = 1.61 ns)
77.76 MHz	0.57	2.63	12 kHz to 20 MHz	GR-253-CORE and ITU-T G.813 Option 2 limit 0.1 UI p-p (STM-4: 1 UI = 1.61 ns)
	0.93	1.30	500 Hz to 1.3 MHz	ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-1: 1 UI = 6.43 ns)
	0.86	1.22	1 kHz to 5 MHz	ITU-T G.813 Option 1 limit 0.5 UI p-p (STM-4: 1 UI = 1.61 ns)
	0.28	0.37	65 kHz to 1.3 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-1: 1 UI = 6.43 ns)
	0.22	0.29	250 kHz to 5 MHz	ITU-T G.813 Option 1 limit 0.1 UI p-p (STM-4: 1 UI = 1.61 ns)
NOTE 1: DPLL locked to input clock				



**Table 34: DPLL1/DPLL2 Output Clock Jitter Generation**  
 (Jitter measured on one CMOS output of DPLL1/DPLL2 with all other outputs disabled)


Output Frequency	RMS Jitter Typ (ps)	RMS Jitter Max (ps)	Test Filter	Notes
10 MHz	100.11	619.64	100 Hz - 100 kHz	
N x 1.544 MHz (Note 2)	100.63	543.45	100 Hz - 40 kHz	
	16.06	39.94	8 kHz - 40 kHz	ANSI T1.403 limit 0.07 UI p-p (DS1: 1 UI = 647 ns)
N x 2.048 MHz (Note 3)	99.42	449.83	100 Hz - 100 kHz	
	10.66	26.44	18 kHz - 100 kHz	ITU-T G.823 limit 0.2 UI p-p (E1: 1 UI = 488 ns)
34.368 MHz	101.67	202.75	100 Hz - 800 kHz	
	25.62	39.06	10 kHz - 800 kHz	ITU-T G.751 limit 0.05 UI p-p (E3: 1 UI = 29.10 ns)
44.736 MHz	105.16	198.15	100 Hz - 400 kHz	
	20.77	27.44	30 kHz - 400 kHz	
NOTE 1: DPLL1/2 locked to input clock NOTE 2: Measured on 12.352 MHz output clock NOTE 3: Measured on 16.384 MHz output clock				

**Table 35: DPLL3 Output Clock Jitter Generation**  
 (Jitter measured on one CMOS output of DPLL3 with all other outputs disabled)

Output Frequency	RMS Jitter Typ (ps)	RMS Jitter Max (ps)	Test Filter	Notes
N x 2.048 MHz Note 2	147.325	347.530	100 Hz - 100 kHz	
	8.02	17.24	18 kHz - 100 kHz	ITU-T G.823 limit 0.2 UI p-p (E1: 1 UI = 488 ns)
N x 1.544 MHz Note 3	133.88	303.43	100 Hz - 40 kHz	
	0.80	1.47	8 kHz - 40 kHz	ANSI T1.403 limit 0.07 UI p-p (DS1: 1 UI = 647 ns)
NOTE 1: DPLL3 locked to input clock NOTE 2: Measured on 12.288 MHz output clock NOTE 3: Measured on 12.352 MHz output clock				

## 8.5 INPUT / OUTPUT CLOCK TIMING

The inputs and outputs are aligned ideally. But due to the circuit delays, there is delay between the inputs and outputs.



**Figure 32. Input / output clock timing**

**Table 36: Input-to-Output Delay via APLL1/2**


Output	$t_1$ Min (ns)	$t_1$ Max (ns)	$t_1$ Range (ns <sub>pp</sub> )
Any LVCMOS Input to any of OUT01, OUT02, OUT07 or OUT08	13	19	6 (±3 around mean)
Any LVPECL/LVDS Input to any of OUT03, OUT04, OUT05 or OUT06	11.5	16.5	5 (±2.5 around mean)
Any Input to any APLL1/2 Output	10	19	9 (±4.5 around mean)
Any Input to [M]FRSYNC Output	0	8	8 (typical value is 2.5ns)

NOTE 1. The measurements in the above table takes into account any delays in the clock path from any input to any output; through DPLL2 and either APLL1 or APLL2.

NOTE 2. The measurements in the above table are over operational temperature, varying power supply and repeated power on/off cycle.

NOTE 3. Measurements are taken using an ideal REF input and an ideal System clock to account for only internal delays in the device.

## 8.6 OUTPUT / OUTPUT CLOCK TIMING



**Figure 33. Output / output clock timing**

**Table 37: APLL1/2 Output-to-Output Delay**

Output	$t_1$ Min (ps)	$t_1$ Max (ps)
Output-to-Output, LVCMOS (OUT01 to OUT02 or OUT07 to OUT08)	-110	110
Output-to-Output, LVPECL/LVDS Input to a LVPECL/LVDS Output (OUT03 to OUT04 or OUT05 to OUT06)	-85	85

## PACKAGE OUTLINE DRAWINGS




Figure 34. Package Outline Drawing – Sheet 1




Figure 35. Package Outline Drawing – Sheet 2




Figure 36. Package Outline Drawing – Sheet 3

## ORDERING INFORMATION

Table 38: Ordering Information

Part/Order Number	Package	Temperature
82P33714ANLG	72-Pin QFN	-40° to +85°C

“G” after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

## REVISION HISTORY

Revision Date	Description of Change
August 25, 2017	Added MS/SL PIN USAGE Updated Table 8
July 19, 2017	Updated the description of MS/SL in Table 1 Updated the Package Outline Drawings; however, no mechanical changes.
January 23, 2017	Pages 3-4, 60
January 9, 2017	Pages, 1, 4, 22, 23, 28-29, 60
March 28, 2016	Page 31, 52
June 10, 2015	Pages 9, 12, 13, 39, 40, 41
May 13, 2015	Page 51
April 20, 2015	Pages 58, 60, 62-67
February 5, 2015	Pages 37, 58 (Table 38), 61 (Table 40), 62 (Table 41)
January 28, 2015	Page 14
December 12, 2014	Page 51, Table 31



Corporate Headquarters  
6024 Silver Creek Valley Road  
San Jose, CA 95138 USA  
[www.IDT.com](http://www.IDT.com)

Sales  
1-800-345-7015 or 408-284-8200  
Fax: 408-284-2775  
[www.IDT.com/go/sales](http://www.IDT.com/go/sales)

Tech Support  
[www.IDT.com/go/support](http://www.IDT.com/go/support)

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit [www.idt.com/go/glossary](http://www.idt.com/go/glossary). Integrated Device Technology, Inc. All rights reserved.