**General Description**

The ICS854S54I is a dual 2:1 and 1:2 Multiplexer. The 2:1 Multiplexer allows one of 2 inputs to be selected onto one output pin and the 1:2 MUX switches one input to one of two outputs. This device is useful for multiplexing multi-rate Ethernet PHYs which have 100M bit and 1000M bit transmit/receive pairs onto an optical SFP module which has a single transmit/receive pair. See Application Section for further information.

The ICS854S54I is optimized for applications requiring very high performance and has a maximum operating frequency of 2.5GHz. The device is packaged in a small, 3mm x 3mm VFQFN package, making it ideal for use on space-constrained boards.

**Features**

- Three differential LVDS output pairs
- Three differential LVPECL clock input pairs
- PCLKx pair can accept the following differential input levels: LVPECL, LVDS, CML
- Maximum output frequency: 2.5GHz
- Additive phase jitter, RMS: 0.053ps (typical)
- Propagation delay: 480ps (maximum), QA/nQA 445ps (maximum), QBx/nQBx
- Part-to-part skew: 200ps (maximum)
- Full 2.5V supply mode
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

**Block Diagram**

```
CLK_SELA    Pulldown
PCLKA0     Pulldown
nPCLKA0    Pullup/Pulldown
PCLKA1     Pulldown
nPCLKA1    Pullup/Pulldown

PCLKB     Pulldown
nPCLKB    Pullup/Pulldown
CLK_SELB    Pulldown

QB0      Pullup/Pulldown
nQB0     Pullup/Pulldown
QB1      Pullup/Pulldown
nQB1     Pullup/Pulldown

QA       QA
nPCLKA0   nPCLKA0
PCLKA1   nPCLKA1

QB0       QB0
nPCLKB    nPCLKB
QB1       QB1

nQA      nQA
CLK_SEL

PCLKA0    PCLKA1
nPCLKA0   nPCLKA1

PCLKB    PCLKB
nPCLKB   nPCLKB

CLK_SELB
nCLK_SELB

VDD      GND
```

**Pin Assignment**

ICS854S54I

16-Lead VFQFN

3mm x 3mm x 0.925mm package body

K Package

Top View
### Table 1. Pin Descriptions

<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1, 2</td>
<td>QB0, nQB0</td>
<td>Output</td>
<td>Differential output pair. LVDS interface levels.</td>
</tr>
<tr>
<td>3, 4</td>
<td>QB1, nQB1</td>
<td>Output</td>
<td>Differential output pair. LVDS interface levels.</td>
</tr>
<tr>
<td>5</td>
<td>PCLKB</td>
<td>Input</td>
<td>Pulldown Non-inverting LVPECL differential clock input.</td>
</tr>
<tr>
<td>6</td>
<td>nPCLKB</td>
<td>Input</td>
<td>Pullup/Pulldown Inverting LVPECL differential clock input. V_{DD}/2 default when left floating.</td>
</tr>
<tr>
<td>7</td>
<td>CLK_SEL</td>
<td>Input</td>
<td>Pulldown Clock select pin for QBx outputs. When HIGH, selects QB1, nQB1 outputs. When LOW, selects QB0, nQB0 outputs. See Table 3B. LVCMOS/LVTTL interface levels.</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
<td>Power</td>
<td>Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.</td>
</tr>
<tr>
<td>9</td>
<td>nPCLKA1</td>
<td>Input</td>
<td>Pullup/Pulldown Inverting LVPECL differential clock input. V_{DD}/2 default when left floating.</td>
</tr>
<tr>
<td>10</td>
<td>PCLKA1</td>
<td>Input</td>
<td>Pulldown Non-inverting LVPECL differential clock input.</td>
</tr>
<tr>
<td>11</td>
<td>nPCLKA0</td>
<td>Input</td>
<td>Pullup/Pulldown Inverting LVPECL differential clock input. V_{DD}/2 default when left floating.</td>
</tr>
<tr>
<td>12</td>
<td>PCLKA0</td>
<td>Input</td>
<td>Pulldown Non-inverting LVPECL differential clock input.</td>
</tr>
<tr>
<td>13</td>
<td>V_{DD}</td>
<td>Power</td>
<td>Clock select pin for PCLK inputs. When HIGH, selects PCLKA1/nPCLKA1 inputs. When LOW, selects PCLKA0/nPCLKA0 inputs. See Table 3A. LVCMOS/LVTTL interface levels.</td>
</tr>
<tr>
<td>14</td>
<td>CLK_SEL</td>
<td>Input</td>
<td>Pulldown Clock select pin for PCLK inputs. When HIGH, selects PCLKA1/nPCLKA1 inputs. When LOW, selects PCLKA0/nPCLKA0 inputs. See Table 3A. LVCMOS/LVTTL interface levels.</td>
</tr>
<tr>
<td>15, 16</td>
<td>nQA, QA</td>
<td>Output</td>
<td>Differential output pair. LVDS interface levels.</td>
</tr>
</tbody>
</table>

**Table 2. Pin Characteristics**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_{IN}</td>
<td>Input Capacitance</td>
<td></td>
<td></td>
<td>2</td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>R_{PULLDOWN}</td>
<td>Input Pullup Resistor</td>
<td></td>
<td>37.5</td>
<td></td>
<td></td>
<td>kΩ</td>
</tr>
<tr>
<td>R_{VDD}/2</td>
<td>RPullup/Pulldown Resistor</td>
<td></td>
<td>37.5</td>
<td></td>
<td></td>
<td>kΩ</td>
</tr>
</tbody>
</table>

**Function Tables**

**Table 3A. Control Input Function Table, Bank A**

<table>
<thead>
<tr>
<th>Control Input</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK_SEL</td>
<td>QA, nQA</td>
</tr>
<tr>
<td>0 (default)</td>
<td>Selects PCLKA0, nPCLKA0</td>
</tr>
<tr>
<td>1</td>
<td>Selects PCLKA1, nPCLKA1</td>
</tr>
</tbody>
</table>

**Table 3B. Control Input Function Table, Bank B**

<table>
<thead>
<tr>
<th>Control Input</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK_SEL</td>
<td>QB0, nQB0</td>
</tr>
<tr>
<td>0 (default)</td>
<td>Follows PCLKB input Logic Low</td>
</tr>
<tr>
<td>1</td>
<td>Logic Low</td>
</tr>
<tr>
<td></td>
<td>Follows PCLKB input</td>
</tr>
</tbody>
</table>
Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

<table>
<thead>
<tr>
<th>Item</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage, ( V_{DD} )</td>
<td>4.6V</td>
</tr>
<tr>
<td>Inputs, ( V_I )</td>
<td>-0.5V to ( V_{DD} + 0.5V )</td>
</tr>
<tr>
<td>Outputs, ( I_O )</td>
<td>10mA</td>
</tr>
<tr>
<td>Continuous Current</td>
<td>15mA</td>
</tr>
<tr>
<td>Storage Temperature, ( T_{STG} )</td>
<td>-65°C to 150°C</td>
</tr>
</tbody>
</table>

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, \( V_{DD} = 2.5V \pm 5\% \), \( T_A = -40°C \) to 85°C

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{DD} )</td>
<td>Positive Supply Voltage</td>
<td></td>
<td>2.375</td>
<td>2.5</td>
<td>2.625</td>
<td>V</td>
</tr>
<tr>
<td>( I_{DD} )</td>
<td>Power Supply Current</td>
<td></td>
<td></td>
<td>82</td>
<td></td>
<td>mA</td>
</tr>
</tbody>
</table>

Table 4B. LVCMOS/LVTTL DC Characteristics, \( V_{DD} = 2.5V \pm 5\% \), \( T_A = -40°C \) to 85°C

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IH} )</td>
<td>Input High Voltage</td>
<td>( V_{DD} = V_{IN} = 2.625V )</td>
<td>1.7</td>
<td>( V_{DD} + 0.3 )</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( V_{IL} )</td>
<td>Input Low Voltage</td>
<td></td>
<td>-0.3</td>
<td>0.7</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( I_{IH} )</td>
<td>Input High Current</td>
<td>( V_{DD} = V_{IN} = 2.625V )</td>
<td></td>
<td>150</td>
<td></td>
<td>( \mu A )</td>
</tr>
<tr>
<td>( I_{IL} )</td>
<td>Input Low Current</td>
<td>( V_{DD} = 2.625V, V_{IN} = 0V )</td>
<td>-10</td>
<td></td>
<td></td>
<td>( \mu A )</td>
</tr>
</tbody>
</table>
### Table 4C. DC Characteristics, $V_{DD} = 2.5V \pm 5\%$, $T_A = -40^\circ C$ to $85^\circ C$

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>-40°C</th>
<th>25°C</th>
<th>85°C</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min</td>
<td>Typ</td>
<td>Max</td>
<td>Min</td>
</tr>
<tr>
<td>$I_{IH}$</td>
<td>Input High Current</td>
<td>PCLKAx, PCLKB, nPCLKx, nPCLKB</td>
<td>150</td>
<td></td>
<td>150</td>
</tr>
<tr>
<td>$I_{IL}$</td>
<td>Input Low Current</td>
<td>PCLKAx, PCLKB, nPCLKx, nPCLKB</td>
<td>-10</td>
<td></td>
<td>-10</td>
</tr>
<tr>
<td>$V_{PP}$</td>
<td>Peak-to-peak Input Voltage; NOTE 1</td>
<td>0.15</td>
<td>1.2</td>
<td>0.15</td>
<td>1.2</td>
</tr>
<tr>
<td>$V_{CMR}$</td>
<td>Common Mode Input Voltage; NOTE 1, 2</td>
<td>1.2</td>
<td>$V_{DD}$</td>
<td>1.2</td>
<td>$V_{DD}$</td>
</tr>
</tbody>
</table>

NOTE 1: $V_{IL}$ should not be less than -0.3V.
NOTE 2: Common mode input voltage is defined as $V_{IH}$.

### Table 4D. LVDS DC Characteristics, $V_{DD} = 2.5V \pm 5\%$, $T_A = -40^\circ C$ to $85^\circ C$

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>-40°C</th>
<th>25°C</th>
<th>85°C</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min</td>
<td>Typ</td>
<td>Max</td>
<td>Min</td>
</tr>
<tr>
<td>$V_{OD}$</td>
<td>Differential Output Voltage</td>
<td>350</td>
<td>450</td>
<td>550</td>
<td>350</td>
</tr>
<tr>
<td>$\Delta V_{OD}$</td>
<td>$V_{OD}$ Magnitude Change</td>
<td>50</td>
<td></td>
<td>50</td>
<td></td>
</tr>
<tr>
<td>$V_{OS}$</td>
<td>Offset Voltage</td>
<td>0.95</td>
<td>1.2</td>
<td>1.4</td>
<td>0.95</td>
</tr>
<tr>
<td>$\Delta V_{OS}$</td>
<td>$V_{OS}$ Magnitude Change</td>
<td>50</td>
<td></td>
<td>50</td>
<td></td>
</tr>
</tbody>
</table>

NOTE: Refer to Parameter Measurement Information, *2.5V Output Load Test Circuit diagram*. 
AC Electrical Characteristics

Table 5. AC Characteristics, \( V_{DD} = 2.5V \pm 5\% \), \( T_A = -40^\circ C \) to \( 85^\circ C \)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( f_{OUT} )</td>
<td>Output Frequency</td>
<td></td>
<td>2.5</td>
<td>GHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{PD} )</td>
<td>Propagation Delay; NOTE 1</td>
<td>QA, nQA</td>
<td>225</td>
<td>480</td>
<td>ps</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>QBx, nQBx</td>
<td>200</td>
<td>445</td>
<td>ps</td>
<td></td>
</tr>
<tr>
<td>( t_{jit} )</td>
<td>Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section; NOTE 2</td>
<td>QA, nQA</td>
<td>622.08MHz, Integration Range: 12kHz - 20MHz</td>
<td>0.053</td>
<td>ps</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>QBx, nQBx</td>
<td>622.08MHz, Integration Range: 12kHz - 20MHz</td>
<td>0.045</td>
<td>ps</td>
<td></td>
</tr>
<tr>
<td>( t_{sk(pp)} )</td>
<td>Part-to-Part Skew; NOTE 3, 4</td>
<td></td>
<td>200</td>
<td>ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_R ) / ( t_F )</td>
<td>Output Rise/Fall Time</td>
<td>20% to 80%</td>
<td>55</td>
<td>265</td>
<td>ps</td>
<td></td>
</tr>
<tr>
<td>( odc )</td>
<td>Output Duty Cycle</td>
<td>QA, nQA</td>
<td>47</td>
<td>53</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>QBx, nQBx</td>
<td>47</td>
<td>53</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>MUX_ISOLATION</td>
<td>MUX Isolation; NOTE 5</td>
<td>( f_{OUT} = 622.08MHz, V_{PP} = 400mV )</td>
<td>65</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lpfm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters measured at \( \leq 1.35GHz \) unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Measured using clock input at 622.08MHz.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Q, nQ outputs measured differentially. See MUX Isolation diagram in Parameter Measurement Information section.
Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the **dBc Phase Noise**. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.

As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.

The source generator "IFR2042 10kHz – 56.4GHz Low Noise Signal Generator as external input to an Agilent 8133A 3GHz Pulse Generator".
Parameter Measurement Information

LVDS Output Load AC Test Circuit

Differential Input Level

Part-to-Part Skew

MUX Isolation

Output Rise/Fall Time

Propagation Delay
Parameter Measurement Information, continued

Output Duty Cycle/Pulse Width/Period

\[
\text{odc} = \frac{t_{PW}}{t_{PERIOD}} \times 100\%
\]

Differential Output Voltage Setup

Offset Voltage Setup
Application Information

Wiring the Differential Input to Accept Single Ended Levels

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_{\text{REF}} = V_{\text{DD}}/2$ is generated by the bias resistors $R_1$, $R_2$ and $C_1$. This bias circuit should be located as close as possible to the input pin. The ratio of $R_1$ and $R_2$ might need to be adjusted to position the $V_{\text{REF}}$ in the center of the input voltage swing.

![Figure 1. Single-Ended Signal Driving Differential Input](image)

Recommendations for Unused Input and Output Pins

**Inputs:**

**PCLK/nPCLK Inputs:**
For applications not requiring the use of the differential input, both PCLK and nPCLK can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from PCLK to ground.

**LVCMOS Control Pins**
All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

**Outputs:**

**LVDS Outputs**
All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, we recommend that there is no trace attached.
**LVPECL Clock Input Interface**

The PCLK/nPCLK accepts LVPECL, LVDS and other differential signals. The differential signal must meet the $V_{PP}$ and $V_{CMR}$ input requirements. *Figures 2A to 2D* show interface examples for the PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.

*Figure 2A. PCLK/nPCLK Input Driven by a 2.5V LVDS Driver*

*Figure 2B. PCLK/nPCLK Input Driven by an SSTL Driver*

*Figure 2C. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver*

*Figure 2D. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple*

*Figure 2E. PCLK/nPCLK Input Driven by a CML Driver*

*Figure 2F. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver*
A Typical Application for the ICS854S54I

Used to connect a multi-rate PHY with the Tx/Rx pins of an SFP Module.

Problem Addressed: How to map the 2 Tx/Rx pairs of the multi-rate PHY to the single Tx/Rx pair on the SFP Module.

Mode 1, 100BaseX Connected to SFP

All lines are differential pairs, but drawn as single-ended to simplify the drawing. Bold red lines are active connections highlighting the signal path.
Mode 2, 100BaseX Connected to SFP

All lines are differential pairs, but drawn as single-ended to simplify the drawing. Bold red lines are active connections highlighting the signal path.
VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 3. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad(slug) area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as “heat pipes”. The number of vias (i.e. “heat pipes”) are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad(slug) and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor’s Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.

Figure 3. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)
2.5V LVDS Driver Termination

*Figure 4* shows a typical termination for LVDS driver in characteristic impedance of 100Ω differential (50Ω single) transmission line environment. For buffer with multiple LVDS driver, it is recommended to terminate the unused outputs.

![Typical LVDS Driver Termination](image)

*Figure 4. Typical LVDS Driver Termination*
Power Considerations

This section provides information on power dissipation and junction temperature for the ICS854S54I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS854S54I is the sum of the core power plus the power dissipation in the load(s). The following is the power dissipation for $V_{DD} = 2.5V + 5\% = 2.625V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipation in the load.

- Power ($\text{core})_{\text{MAX}} = V_{DD_{\text{MAX}}} * I_{DD_{\text{MAX}}} = 2.625V * 82mA = 215.25mW$

2. Junction Temperature.

Junction temperature, $T_j$, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature for is 125°C. Limiting the internal transistor junction temperature, $T_j$, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for $T_j$ is as follows:

$$T_j = \theta_{JA} * P_{d\text{-total}} + T_A$$

- $T_j$ = Junction Temperature
- $\theta_{JA}$ = Junction-to-Ambient Thermal Resistance
- $P_{d\text{-total}}$ = Total Device Power Dissipation (example calculation is in section 1 above)
- $T_A$ = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{JA}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.7°C/W per Table 6 below.

Therefore, $T_j$ for an ambient temperature of 85°C with all outputs switching is:

$$85^\circ\text{C} + 0.215W * 74.7^\circ\text{C/W} = 101.1^\circ\text{C}.$$ This is below the limit of 125°C.

This calculation is only an example. $T_j$ will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

| Table 6. Thermal Resistance $\theta_{JA}$ for 16 Lead VFQFN, Forced Convection |
|-------------------------------|-------|-------|-------|
| Meters per Second             | 0     | 1     | 2.5   |
| Multi-Layer PCB, JEDEC Standard Test Boards | 74.7°C/W | 65.3°C/W | 58.5°C/W |
Reliability Information

Table 7. $\theta_{JA}$ vs. Air Flow Table for a 16 Lead VFQFN

<table>
<thead>
<tr>
<th>Meters per Second</th>
<th>$\theta_{JA}$ by Velocity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Multi-Layer PCB, JEDEC Standard Test Boards</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>74.7°C/W</td>
</tr>
</tbody>
</table>

Transistor Count

The transistor count for ICS854S54I is: 299

This device is pin and function compatible and a suggested replacement for ICS85454.
Package Outline and Package Dimensions

Package Outline - K Suffix for 16 Lead VFQFN

There are 2 methods of indicating pin 1 corner at the back of the VFQFN package are:
1. Type A: Chamfer on the paddle (near pin 1)
2. Type C: Mouse bite on the paddle (near pin 1)

Table 8. Package Dimensions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>0.80</td>
<td>1.00</td>
</tr>
<tr>
<td>A1</td>
<td>0</td>
<td>0.05</td>
</tr>
<tr>
<td>A3</td>
<td>0.25 Ref.</td>
<td></td>
</tr>
<tr>
<td>b</td>
<td>0.18</td>
<td>0.30</td>
</tr>
<tr>
<td>N_D &amp; N_E</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>D &amp; E</td>
<td>3.00 Basic</td>
<td></td>
</tr>
<tr>
<td>D2 &amp; E2</td>
<td>1.00</td>
<td>1.80</td>
</tr>
<tr>
<td>e</td>
<td>0.50 Basic</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>0.30</td>
<td>0.50</td>
</tr>
</tbody>
</table>

Reference Document: JEDEC Publication 95, MO-220
Ordering Information

Table 9. Ordering Information

<table>
<thead>
<tr>
<th>Part/Order Number</th>
<th>Marking</th>
<th>Package</th>
<th>Shipping Packaging</th>
<th>Temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>854S54AKILF</td>
<td>454A</td>
<td>“Lead-Free” 16 Lead VFQFN</td>
<td>Tube</td>
<td>-40°C to 85°C</td>
</tr>
<tr>
<td>854S54AKILFT</td>
<td>454A</td>
<td>“Lead-Free” 16 Lead VFQFN</td>
<td>Tape &amp; Reel</td>
<td>-40°C to 85°C</td>
</tr>
</tbody>
</table>

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.
## Revision History Sheet

<table>
<thead>
<tr>
<th>Rev</th>
<th>Table</th>
<th>Page</th>
<th>Description of Change</th>
<th>Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>T9</td>
<td>1</td>
<td>Deleted HiperClockS Logo. Added CML to 3rd bullet.</td>
<td>10/30/12</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10</td>
<td>Added figures 2E and 2F.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>18</td>
<td>Deleted quantity from tape and reel.</td>
<td></td>
</tr>
</tbody>
</table>