**GENERAL DESCRIPTION**

This document describes the specification for the F1950 Digital Step Attenuator. The F1950 is part of a family of Glitch-Free™ DSAs optimized for the demanding requirements of communications Infrastructure. These devices are offered in a compact 4x4 QFN package with 50 Ω impedances for ease of integration into the radio system.

**COMPETITIVE ADVANTAGE**

Digital step attenuators are used in Receivers and Transmitters to provide gain control. The F1950 is a 7-bit step attenuator optimized for these demanding applications. The silicon design has very low insertion loss and low distortion (+65 dBm IP3). The device has pinpoint accuracy and settles to final attenuation value within 400 ns. Most importantly, the F1950 includes IDT’s Glitch-Free™ technology which results in less than 0.6 dB of overshoot ringing during MSB transitions. This is in stark contrast to competing DSAs that glitch as much as 10 dB during MSB transitions (see p.10).

- Lowest insertion loss for best SNR
- Glitch-Free™ when transitioning – won’t damage PA or ADC
- Extremely accurate with low distortion

**APPLICATIONS**

- Base Station 2G, 3G, 4G, TDD radiocards
- Repeaters and E911 systems
- Digital Pre-Distortion
- Point to Point Infrastructure
- Public Safety Infrastructure
- WIMAX Receivers and Transmitters
- Military Systems, JTRS radios
- RFID handheld and portable readers
- Cable Infrastructure

**FEATURES**

- **Glitch-Free™**, < 0.6 dB transient overshoot
- Spurious Free Design
- 3V to 5V supply
- Attenuation Error < 0.3 dB @ 2 GHz
- Low Insertion Loss < 1.3 dB @ 2 GHz
- Excellent Linearity +65 dBm IP3
- Fast settling time, < 400 ns
- Class 2 JEDEC ESD (> 2kV HBM)
- Serial & Parallel Interface 31.75 dB Range
- 4 x 4 mm Thin QFN 24 pin package

**PART# MATRIX**

<table>
<thead>
<tr>
<th>Part#</th>
<th>Freq range</th>
<th>Resolution / Range</th>
<th>Control</th>
<th>IL</th>
<th>Pinout</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1950</td>
<td>150 - 4000</td>
<td>0.25 / 31.75</td>
<td>Parallel &amp; Serial</td>
<td>-1.3</td>
<td>PE</td>
</tr>
<tr>
<td>F1951</td>
<td>100 - 4000</td>
<td>0.50 / 31.5</td>
<td>Serial Only</td>
<td>-1.2</td>
<td>HITT</td>
</tr>
<tr>
<td>F1952</td>
<td>100 - 4000</td>
<td>0.50 / 15.5</td>
<td>Serial Only</td>
<td>-0.9</td>
<td>HITT</td>
</tr>
</tbody>
</table>

**DEVICE BLOCK DIAGRAM**

![Device Block Diagram](image)

**ORDERING INFORMATION**

- Omit IDT prefix
- 0.8 mm height package
- Green Industrial Temp range
- RF product Line

**Glitch-Free™ Digital Step Attenuator**

Rev 2 July 18, 2017
### Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{DD}$ to GND</td>
<td>-0.3 V to +5.5 V</td>
</tr>
<tr>
<td>$D[6:0]$, DATA, CLK, $LE$, $V_{MODE}$</td>
<td>-0.3 V to 3.6 V</td>
</tr>
<tr>
<td>RF Input Power (RF1, RF2) calibration and testing</td>
<td>+29 dBm</td>
</tr>
<tr>
<td>RF Input Power (RF1, RF2) continuous RF operation</td>
<td>+23 dBm</td>
</tr>
<tr>
<td>$\theta_{JA}$ (Junction – Ambient)</td>
<td>+50 °C/W</td>
</tr>
<tr>
<td>$\theta_{JC}$ (Junction – Case) Case is defined as the exposed paddle</td>
<td>+3 °C/W</td>
</tr>
<tr>
<td>Operating Temperature Range (Case Temperature)</td>
<td>$T_C = -40 \degree C$ to $+100 \degree C$</td>
</tr>
<tr>
<td>Maximum Junction Temperature</td>
<td>140 °C</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>-65 °C to +150 °C</td>
</tr>
<tr>
<td>Lead Temperature (soldering, 10s)</td>
<td>+260 °C</td>
</tr>
</tbody>
</table>
**F1950 SPECIFICATION (31.75 dB Range)**

Specifications apply at $V_{DD} = +3.3V$, $f_{RF} = 2000MHz$, and $T_C = +25°C$, EVkit losses are de-embedded (see p. 17) for spec purposes

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Comment</th>
<th>Sym.</th>
<th>Min</th>
<th>Typical</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic Input High</td>
<td>CLK, LE, DATA, D[6:0], $V_{MODE}$</td>
<td>$V_{IH}$</td>
<td>2.3</td>
<td></td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>Logic Input Low</td>
<td>CLK, LE, DATA, D[6:0], $V_{MODE}$</td>
<td>$V_{IL}$</td>
<td></td>
<td></td>
<td>0.7</td>
<td>V</td>
</tr>
<tr>
<td>Logic Current</td>
<td>$V_{MODE}$</td>
<td>$I_{IH}$, $I_{IL}$</td>
<td>-5</td>
<td></td>
<td>+5</td>
<td>μA</td>
</tr>
<tr>
<td>Supply Voltage(s)</td>
<td>Main Supply</td>
<td>$V_{DD}$</td>
<td>3.0</td>
<td>3.30</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Supply Current</td>
<td>Total</td>
<td>$I_{DD}$</td>
<td>0.25</td>
<td></td>
<td>0.5</td>
<td>mA</td>
</tr>
<tr>
<td>Temperature Range</td>
<td>Operating Range (Case)</td>
<td>$T_C$</td>
<td>-40</td>
<td></td>
<td>+100</td>
<td>°C</td>
</tr>
<tr>
<td>Frequency Range</td>
<td>Operating Range</td>
<td>$F_{RF}$</td>
<td>150</td>
<td></td>
<td>4000</td>
<td>MHz</td>
</tr>
<tr>
<td>RF1, RF2 Return Loss</td>
<td>dB(s11), dB(s22)</td>
<td>$S_{11}$, $S_{22}$</td>
<td>-22</td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Minimum Attenuation</td>
<td>D[6:0] = [0000000]</td>
<td>$A_{MIN}$ or $IL$</td>
<td>1.3</td>
<td></td>
<td>1.9</td>
<td>dB</td>
</tr>
<tr>
<td>Maximum Attenuation</td>
<td>D[6:0] = [1111111]</td>
<td>$A_{MAX}$</td>
<td>32.6</td>
<td></td>
<td>33.0</td>
<td>dB</td>
</tr>
<tr>
<td>Minimum Gain Step</td>
<td>Least Significant Bit</td>
<td>LSB</td>
<td>0.25</td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Phase Delta</td>
<td>Phase change $A_{MIN}$ vs. $A_{MAX}$</td>
<td>$Φ_Δ$</td>
<td></td>
<td></td>
<td>34</td>
<td>deg</td>
</tr>
<tr>
<td>Differential Non-Linearity</td>
<td>Max error between adjacent steps</td>
<td>DNL</td>
<td></td>
<td></td>
<td>0.10</td>
<td>dB</td>
</tr>
<tr>
<td>Integral Non-Linearity</td>
<td>Max Error vs. line ($A_{MIN}$ ref) to 13.75 dB ATTN</td>
<td>$INL_1$</td>
<td></td>
<td></td>
<td>0.02</td>
<td>0.30</td>
</tr>
<tr>
<td>Integral Non-Linearity</td>
<td>Max Error vs. line ($A_{MIN}$ ref) to 31.75 dB ATTN</td>
<td>$INL_2$</td>
<td></td>
<td></td>
<td>0.27</td>
<td>0.45</td>
</tr>
<tr>
<td>Input IP3</td>
<td>D[6:0] = [0000000] = $A_{MIN}$</td>
<td>$IP3_1$</td>
<td>+60</td>
<td></td>
<td>+63</td>
<td>dBm</td>
</tr>
<tr>
<td></td>
<td>D[6:0] = [0111111] = $A_{15.75}$</td>
<td>$IP3_2$</td>
<td>+59</td>
<td></td>
<td>+61</td>
<td>dBm</td>
</tr>
<tr>
<td></td>
<td>D[6:0] = [1111111] = $A_{MAX}$</td>
<td>$IP3_3$</td>
<td>+57</td>
<td></td>
<td>+61</td>
<td>dBm</td>
</tr>
<tr>
<td>0.1 dB Compression</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$D[6:0] = [0001010] = A_{2.5}$</td>
<td>$P_{0.1}$</td>
<td></td>
<td></td>
<td>27.5</td>
<td>dBm</td>
</tr>
<tr>
<td></td>
<td>Baseline $P_{IN} = 20$ dBm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Settling Time</td>
<td>Start LE rising edge $&gt; V_{IH}$</td>
<td>$T_{LSB}$</td>
<td></td>
<td></td>
<td>400</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>End +/-0.10 dB Pout settling</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>15.75 – 16.00 transition</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Serial Clock Speed</td>
<td>SPI 3 wire bus</td>
<td>$F_{CLK}$</td>
<td>20</td>
<td></td>
<td>50</td>
<td>MHz</td>
</tr>
<tr>
<td>Parallel to Serial Setup</td>
<td>SPI 3 wire bus</td>
<td>$A$</td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Serial Data Hold Time</td>
<td>SPI 3 wire bus</td>
<td>$B$</td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>LE delay from final serial clock rising edge</td>
<td>SPI 3 wire bus</td>
<td>$C$</td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

**SPECIFICATION NOTES:**

1 – Items in min/max columns in **bold italics** are Guaranteed by Test
2 – All other Items in min/max columns are Guaranteed by Design Characterization
**SERIAL CONTROL MODE**

Serial mode is selected by floating V_MODE (pin3) or pulling it to a voltage > V_{IH}. In serial mode data is clocked in LSB first. Note the timing diagram below.

**Note** – The F1950 includes a CLK inhibit feature designed to minimize sensitivity to CLK bus noise when the device is not being programmed. When Latch enable is high (> V_{IH}), the CLK input is disabled and DATA will not be clocked into the shift register. It is recommended that LE be pulled high (> V_{IH}) when the device is not being programmed.

**SERIAL REGISTER TIMING DIAGRAM:** (Note the Timing Spec Intervals in Blue)

**SERIAL MODE DEFAULT CONDITION:**

When the device is powered up it will default to the **Maximum Attenuation** setting as described below:

*Note that for the F1950 in all cases (High or 1) = Attenuation Stepped IN. (0 or Low) = Attenuation Stepped OUT.*

**Default Register Settings**

<table>
<thead>
<tr>
<th>Interval</th>
<th>Symbol</th>
<th>Description</th>
<th>Min Spec</th>
<th>Max Spec</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td></td>
<td>Parallel to Serial Setup Time</td>
<td>100</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>B</td>
<td></td>
<td>Serial Data Hold Time</td>
<td>10</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>C</td>
<td></td>
<td>LE delay from final serial clock rising edge</td>
<td>10</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>
PARALLEL CONTROL MODE

The user has the option of running in one of two parallel modes: Direct Parallel Mode or Latched Parallel Mode.

DIRECT PARALLEL MODE:

Direct Parallel Mode is selected when \( V_{\text{MODE}} \) (pin 3) is \(< V_{\text{IL}} \) and \( \text{LE} \) (pin 16) is \( > V_{\text{IH}} \). In this mode the device will immediately react to any voltage changes to the parallel control pins [pins 19, 20, 21, 22, 23, 24, 1]. Use direct parallel mode for the fastest settling time.

LATCHED PARALLEL MODE:

Latched Parallel Mode is selected when \( V_{\text{MODE}} \) (pin 3) is \(< V_{\text{IL}} \) and \( \text{LE} \) (pin 16) is toggled from \(< V_{\text{IL}} \) to \( > V_{\text{IH}} \).

To utilize Latched Parallel Mode:

- Set \( \text{LE} < V_{\text{IL}} \)
- Adjust pins [19, 20, 21, 22, 23, 24, 1] to the desired attenuation setting. (Note the device will not react to these pins while \( \text{LE} < V_{\text{IL}} \).)
- Pull \( \text{LE} > V_{\text{IH}} \). The device will then transition to the attenuation settings reflected by these pins.

Latched Parallel Mode implies a default state for when the device is powered up with \( V_{\text{MODE}} < V_{\text{IL}} \) and \( \text{LE} < V_{\text{IL}} \). In this case the default setting is MAXIMUM Attenuation.

LATCHED PARALLEL MODE TIMING DIAGRAM: (Note the Timing Spec Intervals in Blue)

LATCHED PARALLEL MODE TIMING TABLE:

<table>
<thead>
<tr>
<th>Interval Symbol</th>
<th>Description</th>
<th>Min Spec</th>
<th>Max Spec</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Serial to Parallel Mode Setup Time</td>
<td>100</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>B</td>
<td>Parallel Data Hold Time</td>
<td>10</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>C</td>
<td>( \text{LE} ) minimum pulse width</td>
<td>10</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>D</td>
<td>Parallel Data Setup Time</td>
<td>10</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>
TYPICAL OPERATING PARAMETRIC CURVES (EVKit loss de-embedded unless otherwise noted)

**Insertion Loss vs. Frequency [A_{MIN}]**

**Attenuation vs. Freq [T_{CASE} = +25C, 0.75 dB steps]**

**S_{11} vs. Frequency [T_{CASE} = +25C, 0.75 dB steps]**

**S_{22} vs. Frequency [T_{CASE} = +25C, 0.75 dB steps]**

**S_{11} vs. Attenuation State**

**S_{22} vs. Attenuation State**
Phase vs. Frequency

Phase vs. Attenuation Setting

Supply Current $I_{DD}$

Input IP3 [$f_{RF} = 900$ MHz]

Input IP3 [$f_{RF} = 1900$ MHz]

Compression [$f_{RF} = 2000$ MHz, ATTN = 2.5 dB]
7-bit 0.25 dB Digital Step Attenuator

TOCs CONTINUED (-3-)

DNL [150 MHz]

DNL [900 MHz]

DNL [1900 MHz]

DNL [2800 MHz]

Worst Setting DNL

RF Frequency (MHz)

Worst Setting Step Error (dB)

5V min DNL 5V max DNL

3.3V min DNL 3.3V max DNL

-0.75
-0.50
-0.25
0.00
0.25
0.50
0.75
100 600 1100 1600 2100 2600 3100 3600 4100

-0.75
-0.50
-0.25
0.00
0.25
0.50
0.75
0 4 8 12 16 20 24 28

-0.75
-0.50
-0.25
0.00
0.25
0.50
0.75
0 4 8 12 16 20 24 28

-0.75
-0.50
-0.25
0.00
0.25
0.50
0.75
0 4 8 12 16 20 24 28

-0.75
-0.50
-0.25
0.00
0.25
0.50
0.75
0 4 8 12 16 20 24 28

-40 degC - 3.3 V
25 degC - 1.5 V
25 degC - 3.3 V
100 degC - 3.3 V

-40 degC - 3.3 V
25 degC - 3.3 V
25 degC - 1.5 V
100 degC - 3.3 V

-40 degC - 3.3 V
25 degC - 3.3 V
25 degC - 1.5 V
100 degC - 3.3 V

-40 degC - 3.3 V
25 degC - 3.3 V
25 degC - 1.5 V
100 degC - 3.3 V

-40 degC - 3.3 V
25 degC - 3.3 V
25 degC - 1.5 V
100 degC - 3.3 V

-40 degC - 3.3 V
25 degC - 3.3 V
25 degC - 1.5 V
100 degC - 3.3 V

-40 degC - 3.3 V
25 degC - 3.3 V
25 degC - 1.5 V
100 degC - 3.3 V

IDT IDT74F1950 DATASHEET

Glitch-Free Digital Step Attenuator

Rev 2 July 18, 2017
7-bit 0.25 dB Digital Step Attenuator

150 MHz to 4000 MHz

TOCs CONTINUED (-4-)

**INL [150 MHz]**

-40 degC - 3.3 V
25 degC - 3.3 V
100 degC - 3.3 V

**INL [450 MHz]**

-40 degC - 3.3 V
25 degC - 3.3 V
100 degC - 3.3 V

**INL [900 MHz]**

-40 degC - 3.3 V
25 degC - 3.3 V
25 degC - 5.0 V
100 degC - 3.3 V

**INL [1900 MHz]**

-40 degC - 3.3 V
25 degC - 3.3 V
25 degC - 5.0 V
25 degC - 3.3 V
100 degC - 3.3 V

**INL [2800 MHz]**

-40 degC - 3.3 V
25 degC - 3.3 V
25 degC - 5.0 V
25 degC - 3.3 V
100 degC - 3.3 V

**Worst Setting INL**

Worst Setting Absolute Error (dB)

RF Frequency (MHz)

-5V min DNL
-5V max DNL
3.3V min DNL
3.3V max DNL
The graphs above show the transient overshoot and settling time performance for both the MSB+ and MSB- cases for the F1950. The device settles very quickly (~400) nsec with benign (~0.5) dB overshoot.

The graphs below show the transient overshoot and settling time performance for a popular competing DSA. Note the overshoot/undershoot excursion of almost 10 dB and the very long settling time. For the MSB- case, the settling time is off the scale, ~ 3 usec.
**PIN DIAGRAM (F1950)**

- **D0**: Exposed Pad
- **V_DD**: 2
- **V_MODE**: 3
- **GND**: 4
- ***RF1**: 5
- **GND**: 6
- ***RF2**: 14
- **GND**: 13
- **DATA**: 18
- **CLK**: 17
- **LE**: 16
- **GND**: 15
- **GND**: 12
- **GND**: 11
- **GND**: 10
- **GND**: 9
- **GND**: 8
- **GND**: 7

---

**Package Drawing**

- **4 mm x 4 mm package dimension**
- **2.60 mm x 2.60 mm exposed pad**
- **0.5 mm pitch**
- **24 pins**
- **0.75 mm height**
- **0.25 mm pad width**
- **0.40 mm pad length**

---

* Device is RF Bi-Directional
## Pin Descriptions

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Pin Name</th>
<th>Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>D0</td>
<td>Parallel Control – 0.25 dB attenuation step. Pull high for 0.25 dB Attenuation.</td>
</tr>
<tr>
<td>2</td>
<td>VDD</td>
<td>Main Supply. Use 3.3V or 5V. Current is &lt; 1 mA.</td>
</tr>
<tr>
<td>3</td>
<td>VMODE</td>
<td>Pull low for parallel mode. Pull high or leave unconnected for serial mode.</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
<td>Connect directly to paddle ground or as close as possible to pin with thru via.</td>
</tr>
<tr>
<td>5</td>
<td>RF1</td>
<td>Device RF input or output (bi-directional). Must AC couple to this pin.</td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
<td>Connect directly to paddle ground or as close as possible to pin with thru via.</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
<td>Connect directly to paddle ground or as close as possible to pin with thru via.</td>
</tr>
<tr>
<td>8</td>
<td>GND</td>
<td>Connect directly to paddle ground or as close as possible to pin with thru via.</td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
<td>Connect directly to paddle ground or as close as possible to pin with thru via.</td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
<td>Connect directly to paddle ground or as close as possible to pin with thru via.</td>
</tr>
<tr>
<td>11</td>
<td>GND</td>
<td>Connect directly to paddle ground or as close as possible to pin with thru via.</td>
</tr>
<tr>
<td>12</td>
<td>GND</td>
<td>Connect directly to paddle ground or as close as possible to pin with thru via.</td>
</tr>
<tr>
<td>13</td>
<td>GND</td>
<td>Connect directly to paddle ground or as close as possible to pin with thru via.</td>
</tr>
<tr>
<td>14</td>
<td>RF2</td>
<td>Device RF input or output (bi-directional). Must AC couple to this pin.</td>
</tr>
<tr>
<td>15</td>
<td>GND</td>
<td>Connect directly to paddle ground or as close as possible to pin with thru via.</td>
</tr>
<tr>
<td>16</td>
<td>LE</td>
<td>Latch Enable. Serial Data latched into active register on rising edge.</td>
</tr>
<tr>
<td>17</td>
<td>CLK</td>
<td>Serial Clock Input</td>
</tr>
<tr>
<td>18</td>
<td>DATA</td>
<td>Serial Data Input</td>
</tr>
<tr>
<td>19</td>
<td>D6</td>
<td>Parallel Control – 16 dB attenuation step. Pull high for 16 dB Attenuation.</td>
</tr>
<tr>
<td>20</td>
<td>D5</td>
<td>Parallel Control – 8 dB attenuation step. Pull high for 8 dB Attenuation.</td>
</tr>
<tr>
<td>22</td>
<td>D3</td>
<td>Parallel Control – 2 dB attenuation step. Pull high for 2 dB Attenuation.</td>
</tr>
<tr>
<td>23</td>
<td>D2</td>
<td>Parallel Control – 1 dB attenuation step. Pull high for 1 dB Attenuation.</td>
</tr>
<tr>
<td>24</td>
<td>D1</td>
<td>Parallel Control – 0.5 dB attenuation step. Pull high for 0.5 dB Attenuation.</td>
</tr>
<tr>
<td>EP</td>
<td>Exposed Paddle</td>
<td>Connect to Ground with multiple vias for good thermal relief.</td>
</tr>
</tbody>
</table>


**EVKIT SCHEMATIC**

The diagram below describes the recommended applications / EVkit circuit:
**EVKit Operation** (Email: [RFsupport@IDT.com](mailto:RFsupport@IDT.com) to request an EVkit, Serial Control HW/SW, or TRL cal board)

The picture and graphic below describe how to operate the EVkit.
## EVKit BOM

**F1950 BOM Rev 02 PCB Rev 01**

<table>
<thead>
<tr>
<th>Item #</th>
<th>Value</th>
<th>Size</th>
<th>Desc</th>
<th>Mfr. Part #</th>
<th>Mfr. Part Reference</th>
<th>Qty</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1000pF</td>
<td>0402</td>
<td>CAP CER 1000PF 50V C0G 0402</td>
<td>GRM1555C1H102JA01D</td>
<td>MURATA</td>
<td>C13,14</td>
</tr>
<tr>
<td>2</td>
<td>10nF</td>
<td>0402</td>
<td>CAP CER 10000PF 16V 10% X7R 0402</td>
<td>GRM155R7IC103KA01D</td>
<td>MURATA</td>
<td>C2,12</td>
</tr>
<tr>
<td>3</td>
<td>0.1uF</td>
<td>0402</td>
<td>CAP CER 0.1UF 16V 10% X7R 0402</td>
<td>GRM155R71C104KA88D</td>
<td>MURATA</td>
<td>C1,11</td>
</tr>
<tr>
<td>4</td>
<td>Header 2 Pin</td>
<td>TH 2</td>
<td>CONN HEADER VERT SGL 2POS GOLD</td>
<td>961102-6404-AR</td>
<td>3M</td>
<td>J5,7</td>
</tr>
<tr>
<td>5</td>
<td>Header 4 Pin</td>
<td>TH 4</td>
<td>CONN HEADER VERT SGL 4POS GOLD</td>
<td>961104-6404-AR</td>
<td>3M</td>
<td>J8</td>
</tr>
<tr>
<td>6</td>
<td>Header 8 Pin</td>
<td>TH 8</td>
<td>CONN HEADER VERT SGL 8POS GOLD</td>
<td>961108-6404-AR</td>
<td>3M</td>
<td>J6</td>
</tr>
<tr>
<td>7</td>
<td>SMA_END_LAUNCH</td>
<td>.062</td>
<td>SMA_END_LAUNCH (Small)</td>
<td>142-0711-821</td>
<td>Emerson Johnson</td>
<td>J2,3,4</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>0402</td>
<td>RES 0.0 OHM 1/10W 0402 SMD</td>
<td>ERJ-2GE0R00X</td>
<td>Panasonic</td>
<td>R1-8,12</td>
</tr>
<tr>
<td>9</td>
<td>3K</td>
<td>0402</td>
<td>RES 3.00K OHM 1/10W 1% 0402 SMD</td>
<td>ERJ-2KRF3001X</td>
<td>Panasonic</td>
<td>R9-11</td>
</tr>
<tr>
<td>10</td>
<td>100K</td>
<td>0402</td>
<td>RES 100KOHM 1/10W 0402 SMD</td>
<td>ERJ-2GEJ104X</td>
<td>Panasonic</td>
<td>R13,14</td>
</tr>
<tr>
<td>11</td>
<td>DIP Switch</td>
<td>TH 10</td>
<td>8 POSITION DIP SWITCH</td>
<td>KAT1108E</td>
<td>E-Switch</td>
<td>U1</td>
</tr>
<tr>
<td>12</td>
<td>Digital Step Attenuator</td>
<td>F1950Z</td>
<td>F1950Z</td>
<td>IDT</td>
<td>U2</td>
<td>1</td>
</tr>
<tr>
<td>13</td>
<td>PCB</td>
<td></td>
<td>PCB Rev 01</td>
<td>F195X Evkit Rev 01</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

**Total** | 30 |

---

### Top Markings

- **Part Number**: IDTF19
- **Lot Code**: 50NBGI
- **Device**: F1950Z
- **Rev Number**: Z206AGA

---

*Glitch-Free™ Digital Step Attenuator*  
16  
Rev 2 July 18, 2017
**EVKit Through-Reflect-Line (TRL) Calibration**

The “Through-Reflect-Line” (TRL) method [1] is used to de-embed the evaluation board losses from the S-parameter measurements of the F1950. This method requires the use of three standards: a through, a reflection, and a line. The TRL method has the advantage over other calibration methods in that it requires only one of these three standards to be well defined.

The TRL through which is used for the F1950 TRL calibration was constructed identically to the evaluation board, minus the DUT and its corresponding length. Therefore, the through corresponds to a precise zero length connection between the input and output reference planes of the DUT. This through satisfies the requirement of the TRL method that one of the three standards be precisely specified.

The TRL reflection standard used is constructed identically to the input and output lines of the evaluation board, with a short placed at the reference plane of the DUT. In accordance with the TRL method’s requirements, the actual magnitude and phase were not accurately specified, but the phase was known to within 90 degrees and the TRL reflection standard has a magnitude close to one.

The TRL line standard is identical to the TRL through, but with an additional length of 0.8 inches (2 cm). This satisfies the TRL method’s requirement that the TRL be a different length than the TRL through, that it have the same impedance and propagation constant as the through, and that the phase difference between the through and the line be between 20 degrees and 160 degrees. The difference in length yields a phase difference of approximately 20 degrees at 500 MHz, and a phase difference of 160 degrees at 4 GHz.

For characterization of performance from 150 to 500 MHz a separate TRL board with different “Line” length is used.

---

### REVISION HISTORY SHEET

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Page</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>2017-Jul-18</td>
<td>2, 18</td>
<td>Corrected Absolute Maximum Supply Voltage. Added Revision History Sheet.</td>
</tr>
<tr>
<td>0</td>
<td>2012-Nov-04</td>
<td></td>
<td>Initial Release</td>
</tr>
</tbody>
</table>

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as “IDT”) reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT’s sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT’s products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT’s products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. All contents of this document are copyright of Integrated Device Technology, Inc. All rights reserved.

Corporate Headquarters
6024 Silver Creek Valley Road
San Jose, CA 95138
www.IDT.com

Sales
1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com/go/sales

Tech Support
www.IDT.com/go/support