**Introduction**

This document provides a general board-level hardware design guide for the 8V19N470, 8V19N472 and 8V19N474 devices. The main difference between these devices is the VCO frequency (see Table 1). The IDT8V19N470 is used for demonstration purposes in this document.

**Table 1. VCO Frequencies**

<table>
<thead>
<tr>
<th>Part Number</th>
<th>VCO Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>8V19N470</td>
<td>~2.94912GHz and ~2.4576 GHz</td>
</tr>
<tr>
<td>8V19N472</td>
<td>~2.94912GHz and ~2.4576 GHz</td>
</tr>
<tr>
<td>8V19N474</td>
<td>~2.4G to ~2.5GHz</td>
</tr>
</tbody>
</table>

This document recommends power rail handling, loop filter calculation, and input/output termination for the 8V19N47x devices. A general schematic example for the 8V19N470 is shown in Figure 1. A larger schematic version is available upon request.

**Figure 1. 8V19N470 Schematic Example**

- Place the 10μF bypass capacitors near the 8V19N470 where space available.
- C83: VREG_3.3V = 3.3V from low noise LDO
- J4 - VCC/VCC_LCF requires clean power
- Place close to U1 Pins A7
- Place close to U1 Pins 1
- Layout Note: Keep J6_LFF and J5_LFF traces clean and stay away from noisy source
- J4: VCC/VCC_LCF requires clean power
- Place close to U1 Pins 1
- Layout Note: Close to the U1 pins
- ** Place the (0201) bypass capacitors next to the power pins.
- ** Layout Note: Place the capacitors on Pins G5, G6, G7 and G4 close to these pins.
- ** Layout Note: Place the capacitors on Pins G5, G6, G7 and G4 close to these pins.
- LVDS Style Termination DC coupling Example
- LVDS Style Termination AC coupling Example
- VDD_V, VDD_SPI, VDD_LCV, VDD_OSC, VDD_INPUT, VDD_VCCO_QCLK_A, VDD_QCLK_A, VDD_QCLKE, VDD_CPF, VDD_QCLKB, VDDO_QCLKB, VDD_QCLKC
- 10K
- VREG_3.3V
- 100p
- 0.1μ
- 10μ
- 1K
- 100n
- 22μ
Power Rails

Bypass Capacitors

Bypass capacitors are required to filter out the system noise from switching power supplies, and switching signal interference from other parts of the system. Examples of bypass capacitors on the schematic are shown in Figure 1. The type of bypass capacitor will depend on the noise level and noise frequencies in the system environment. The synthesizer’s output driver switching can cause power rail noise. These noises can also interfere with other parts of the circuit, or cause spurs on other output channels. A PCB layout example will be provided upon request.

The bypass capacitor values usually range from 0.01uF to 0.1uF. Other values can also be used. Typical capacitor sizes with low ESR are: 0603, 0402, or 0201. The typical dielectric types are: X5R or X7R. A smaller size allows the capacitor to be placed close to the power pin to reduce the trace length. Some capacitor vendors such as AVX provide online tools and models to provide the frequency response of the capacitors. Figure 2 to Figure 5 show the frequency response of various value capacitors, provided by the capacitor supplier AVX. The frequency response plot shows that the smaller value capacitor can filter out high frequency noise, and a larger value capacitor can filter out lower frequency noise. Typical power supply switching frequencies can be approximately 50kHz to 2MHz. Switching noise from other parts of the system can be varied. IDT suggests a combination of various values to cover low-frequency and high-frequency noise, if necessary.

To minimize ESR between power pins and the bypass capacitors, IDT suggests at least one bypass cap per power pin, and to place the capacitors as close to the power pins as possible. A thicker trace width between the bypass capacitor and power pin can also help reduce the ERS.

Figure 2. Example of a 100nF Bypass Capacitor Frequency Response
Figure 3. Example of a 10nF Bypass Capacitor Frequency Response

Figure 4. Example of a Larger Value (4.7µF) Bypass Capacitor Frequency Response
Power Supply Isolation

An analog power rail requires cleaner power to optimize the jitter performance of the PLL. IDT suggests to isolate the analog power rail from other high noise power rails. The isolation can be implemented through an RC low-pass filter. The larger RC component values can further reduce the cutoff frequency and clean up lower frequency noise. To isolate a clean power rail from noise power, an ultra-low noise LDO is required for reducing power supply noise to a noise sensitive power line such as VDD_LCV and the external VCXO. IDT suggests an ultra-low noise LDO for the VDD_LCV pin noise level of less than 6uVrms from 10Hz to 100kHz.

To reduce output frequency interference for VDDO output supplies, the power rails between the output banks that operate at different output frequencies can be isolated using a separate 1Ω resistor if they share the same power source. Additional smaller value capacitors (e.g., 100pF) in parallel with the existing 0.1μF near the power pins can provide additional higher frequency noise filtering.
Loop Filter

2nd Order Loop Filter

This section provides information about designing a 2nd order loop filter for the PLL. A typical 2nd order loop filter is shown in Figure 6. The following equations show a step-by-step calculation to determine Rz, Cz, and Cp values. The required parameters for this device are also provided. A spreadsheet for calculating the loop filter values is also available upon request.

Figure 6. Typical 2nd Order Loop Filter

1. The desired loop bandwidth, \( f_c \), must satisfy the following condition:

\[
\frac{F_{pd}}{f_c} \gg 20
\]

Where, \( F_{pd} \) is the phase detector input frequency.

2. Calculate \( R_z \):

\[
R_z = \frac{2 \times \pi \times f_c \times N}{I_{cp} \times K_{vco}}
\]

Where:
- \( I_{cp} \) = Charge pump current
- \( K_{vco} \) = VCO gain
- \( N \) = Effective feedback divider

\[
N = \frac{F_{vco}}{F_{pd}}
\]

Where:
- \( F_{vco} \) = VCO frequency
- \( F_{pd} \) = Phase detector input frequency

3. Calculate \( C_z \):

\[
C_z = \frac{\alpha}{2 \times \pi \times f_c \times R_z}
\]

Where:
- \( f_z \) = Frequency at zero
- \( \alpha \) = Ratio between the loop bandwidth and the zero frequency at zero; \( \alpha = f_c / f_z \) (\( \alpha > 3 \) is recommended)
4. Calculate $C_p$: 

$$C_p = \frac{C_z}{\alpha \times \beta}$$

Where:

- $fp$ = Frequency at pole
- $\beta$ = Ratio between frequency at pole and loop bandwidth; $\beta = \frac{fp}{fc}$ ($\beta > 3$ is recommended)

5. Verify maximum Phase Margin (PM): 

$$PM = \arctan\left(\frac{b - 1}{2 \times \sqrt{b}}\right)$$

Where:

$$b = 1 + \frac{C_z}{C_p}$$

Note: the PM should be > 50°.

### 3rd Order Loop Filter

This section provides an example of a 3rd order loop filter. A typical 3rd order loop filter is shown in Figure 7.

**Figure 7. Typical 3rd Order Loop Filter**

The $R_z$, $C_z$, and $C_p$ can be the actual values used in the 2nd order loop filter. To determine the 3rd order loop filter, $R_{p2}$ and $C_{p2}$, refer to the following equation:

Select an $R_{p2}$ value ($R_{p2} \sim 1.5xR_z$ is used in the example below).

$$C_{p2} = \frac{R_{z} \times C_{p}}{R_{p2} \times y}$$

Where:

- $y$ = Ratio between the 1st pole frequency and the 2nd pole frequency ($y > 3$ is recommended).

A spreadsheet is provided to calculate the loop filter component values. To use the spreadsheet, the user can enter the following parameters: $f_c$, $Fpd$, $fvco$, $\alpha$, and $\beta$.

The spreadsheet will provide the component values, $R_z$, $C_z$, and $C_p$, as a result. The spreadsheet can also calculate the maximum phase margin for verification. The 3rd order loop filter $R_{p2}$ and $C_{p2}$ is also calculated using the actual 2nd order loop filter components values.
Loop Filter Calculation Examples

Loop Filter for VCXO PLL

Second Order Loop Filter for the VCXO PLL

This section provides calculation examples for the VCXO PLL loop filter value. The 8V19N470 VCXO phase lock loop block diagram is shown in Figure 8. A 2\textsuperscript{nd} order loop filter for VCXO is shown in Figure 9. In this example, the reference CLK input frequency = 30.72MHz and a VCXO with output frequency of 122.88MHz is used.

Figure 8. 8V19N470 VCXO Phase Lock Loop Block Diagram

![VCXO PLL Block Diagram](image)

Figure 9. Typical 2\textsuperscript{nd} Order Loop Filter

![Typical 2nd Order Loop Filter](image)

To calculate the loop filter component value for loop bandwidth, $F_c = 40\text{Hz}$ with the reference CLK input frequency equal to 30.72MHz, set the input pre-divider $P_v = 256$. The phase detector input frequency $F_{pd} = 0.12\text{MHz}$. This satisfies the condition of $F_{pd} \div F_c >> 20$.

The VCXO frequency is: $F_{vcxo} = 122.88\text{MHz}$, and the effective feedback divider is: $N = M_v = F_{vcxo} \div F_{pd} = 1024$.

$R_z$ can be calculated from the equation:

$$R_z = \frac{2 \times \Pi \times f_c \times N}{I_{cp} \times K_{vco}}$$

$R_z = 33\text{k}\Omega$

$K_{vco}$ VCO gain can be found or derived from the VCXO datasheet. The VCO gain can also be measured from a lab experiment. In this example, $K_{vco} = 10\text{kHz/V}$ was applied.
The 8V19N470 charge pump current can be programmed from 50uA to 1.6mA. In the following example, the charge pump current is programmed to Icp = 800uA.

Cz can be calculated from the following equation:

\[ C_z = \frac{\alpha}{2 \times \pi \times f_c \times R_z} \]

For \( \alpha = 8 \), Cz is calculated to be 0.99uF. Cz greater than this value can be used to assure that the \( \alpha \) is > 12. For example, the actual determined value can be, 1uF from a standard capacitor value.

Cp can be calculated from the following equation:

\[ C_p = \frac{C_z}{\alpha \times \beta} \]

For \( \beta = 4 \), Cp = 31nF. Less than this value can be used for Cp to assure, \( \beta \) is > 4 (e.g. the actual determined value Cp can be 27nF).

**Third Order Loop Filter for the VCXO PLL**

This section provides information about designing a 3rd order loop filter for the 8V19N470 VCXO PLL. A general 3rd order loop filter is shown in Figure 10.

**Figure 10. Typical 3rd Order Loop Filter**

The Rz, Cz, and Cp are actual standard values from the 2nd order loop filter. In this example, the actual values are: Rz = 33kΩ, Cz = 1uF, and Cp = 27nF. The 3rd order loop filter, Rp2 and Cp2, is determined in the following equation.

Select an Rp2 value (Rp2 ~ 1.5xRz to ~2.5xRz or greater is recommended; e.g. Rp2 = 51kHz is used in this example). Cp2 can be calculated using the following equation:

\[ C_{p2} = \frac{R_z \times C_p}{R_p \times y} \]

In this example, \( y = 4 \) was selected.

Cp2 is calculated at 4.37nF. A closer standard capacitor value can be used.
Loop Filter for VCO PLL

The 8V19N470 VCO phase lock loop diagram is shown in Figure 11. The Fvco frequency is 2.94912GHz. In this example, the 2949.12MHz VCO is used. A 2nd order loop filter for VCXO is shown in Figure 12.

Figure 11. VCO PLL Block Diagram

![VCO PLL Block Diagram](image)

Figure 12. 2nd Order Loop Filter for VCO

![2nd Order Loop Filter for VCO](image)

In this example, the VCO phase detector input frequency is: Fpd = 122.88MHz, which is driven from the VCXO output. The effective feedback divider is: N = MF = 20.

Calculate the loop filter component values for loop bandwidth, Fc = 80kHz.

The phase detector input frequency is: Fpd = 122.88MHz. This satisfies the condition of Fpd ÷ Fc >> 20.

The VCO gain for this part is: Kvco = 30MHz/V

The charge pump current is: Icp = 2mA

Rz can be calculated from the following equation:

\[ R_z = \frac{2 \times \Pi \times f_c \times N}{Icp \times Kvco} \]

\[ R_z = 201\Omega \]

For \( \alpha = 10 \), the Cz is calculated from the following equation:

\[ C_z = \frac{\alpha}{2 \times \Pi \times f_c \times R_z} \]

Select an \( \alpha \) value, where \( \alpha \) must be greater than 3. In this example, \( \alpha = 10 \) is selected and Cz is calculated at 99nF. A capacitor greater than this value should be used for Cz to ensure \( \alpha \) is greater than 10 (e.g. the selected value, Cp, can be 100nF from a standard capacitor value). For Cp capacitor value, since this is compensated by the internal partial loop filtering, suggest install Cp = 40pF.
Input Output Interface

Input Termination for Reference Clock Input

The 8V19N470 reference clock input CLK, nCLK is a high impedance differential receiver. The inverting input nCLK has weak bias to 1.2V. The input can accept a signal from a standard 3.3V LVPECL or an LVDS driver directly without AC coupling. The board-level termination at the CLK, nCLK input, is determined by the driver type. Figure 13 and Figure 14 provide examples of an input interface without AC coupling. Figure 15 and Figure 16 provide examples of an input driven by a differential driver with AC coupling. This section provides only a few examples; other termination topologies can also be used.

**Figure 13. Input Termination Example – 8V19N470 Input Reference Clock CLK, nCLK Driven by a 3.3V LVPECL Driver**

![Diagram of input termination example with LVPECL driver]

**Figure 14. Input Termination Example – 8V19N470 Input Reference Clock CLK, nCLK Driven by a 3.3V LVDS Driver**

![Diagram of input termination example with LVDS driver]
Figure 15. 8V19N470 Input Reference Clock CLK, nCLK AC Coupling Termination Example 1

Figure 16. 8V19N470 Input Reference Clock CLK, nCLK AC Coupling Termination Example 2
Output Terminations for QCLK and QREF Drivers

The output stage of the 8V19N470 QCLK drivers can be configured to an LVPECL-style driver or an LVDS-style driver. The output power supply VDD_v can also be ranged from 1.8V to 3.3V.

LVPECL Driver Terminations

When the 8V19N470 output is configured to LVPECL-style driver, the driver is an open emitter type and requires pull-down resistors to provide DC current path in order for the output to switch. A typical standard LVPECL style driver termination for characterization is shown in Figure 17. The VTT value will depend on the programmed amplitude and the VDD_v power supply voltage. Table 2 shows the recommend VTT values for the amplitudes setting. There are various ways to terminate the LVPECL driver. Examples of LVPECL-style driver terminations are shown in Figure 18 to Figure 21. Table 3 to Table 5 show recommend component values for each amplitude setting and VDD_v power supply voltages.

Figure 17. Standard LVPECL Driver Termination

![Standard LVPECL Driver Termination](image)

Table 2. VTT Values for Figure 17

<table>
<thead>
<tr>
<th>Amplitude</th>
<th>VTT</th>
</tr>
</thead>
<tbody>
<tr>
<td>850mV</td>
<td>VDD_v – 2.10V</td>
</tr>
<tr>
<td>700mV</td>
<td>VDD_v – 1.95V</td>
</tr>
<tr>
<td>500mV</td>
<td>VDD_v – 1.75V</td>
</tr>
<tr>
<td>350mV</td>
<td>VDD_v – 1.60V</td>
</tr>
</tbody>
</table>
**Figure 18. LVPECL Termination Example 1**

![LVPECL Termination Example 1 Diagram](image)

**Table 3. Suggested Component Values for Figure 18**

<table>
<thead>
<tr>
<th>VDD_v</th>
<th>Amplitude</th>
<th>R1, R3 (Ohm)</th>
<th>R2, R4 (Ohm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.3V</td>
<td>850mV</td>
<td>137.5</td>
<td>78.6</td>
</tr>
<tr>
<td>3.3V</td>
<td>750mV</td>
<td>122</td>
<td>84.6</td>
</tr>
<tr>
<td>3.3V</td>
<td>500mV</td>
<td>106.5</td>
<td>94.3</td>
</tr>
<tr>
<td>3.3V</td>
<td>350mV</td>
<td>97.1</td>
<td>103.1</td>
</tr>
<tr>
<td>2.5V</td>
<td>850mV</td>
<td>312.5</td>
<td>59.5</td>
</tr>
<tr>
<td>2.5V</td>
<td>750mV</td>
<td>227.3</td>
<td>64.1</td>
</tr>
<tr>
<td>2.5V</td>
<td>500mV</td>
<td>166.7</td>
<td>71.4</td>
</tr>
<tr>
<td>2.5V</td>
<td>350mV</td>
<td>138.8</td>
<td>78.1</td>
</tr>
<tr>
<td>1.8V</td>
<td>500mV</td>
<td>No-Pop</td>
<td>50</td>
</tr>
<tr>
<td>1.8V</td>
<td>250mV</td>
<td>450</td>
<td>56.3</td>
</tr>
</tbody>
</table>
**Figure 19. LVPECL Termination Example 2**

![LVPECL Termination Example 2 Diagram]

**Table 4. Suggested Component Values for Figure 19**

<table>
<thead>
<tr>
<th>VDD_v</th>
<th>Amplitude</th>
<th>R3 (Ohm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.3V</td>
<td>850mV</td>
<td>50</td>
</tr>
<tr>
<td>3.3V</td>
<td>750mV</td>
<td>50</td>
</tr>
<tr>
<td>3.3V</td>
<td>500mV</td>
<td>50</td>
</tr>
<tr>
<td>3.3V</td>
<td>350mV</td>
<td>50</td>
</tr>
<tr>
<td>2.5V</td>
<td>850mV</td>
<td>18</td>
</tr>
<tr>
<td>2.5V</td>
<td>750mV</td>
<td>18</td>
</tr>
<tr>
<td>2.5V</td>
<td>500mV</td>
<td>18</td>
</tr>
<tr>
<td>2.5V</td>
<td>350mV</td>
<td>18</td>
</tr>
<tr>
<td>1.8V</td>
<td>500mV</td>
<td>0</td>
</tr>
<tr>
<td>1.8V</td>
<td>350mV</td>
<td>0</td>
</tr>
</tbody>
</table>
**Figure 20. LVPECL Termination Example 3**

![LVPECL Termination Example 3 Diagram]

**Table 5. Suggested Component Values for Figure 20**

<table>
<thead>
<tr>
<th>VDD_v</th>
<th>Amplitude</th>
<th>R1, R2 (Ohm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.3V</td>
<td>850mV</td>
<td>100 to 200</td>
</tr>
<tr>
<td>3.3V</td>
<td>750mV</td>
<td>100 to 200</td>
</tr>
<tr>
<td>3.3V</td>
<td>500mV</td>
<td>100 to 200</td>
</tr>
<tr>
<td>3.3V</td>
<td>350mV</td>
<td>100 to 200</td>
</tr>
<tr>
<td>2.5V</td>
<td>850mV</td>
<td>80 to 150</td>
</tr>
<tr>
<td>2.5V</td>
<td>750mV</td>
<td>80 to 150</td>
</tr>
<tr>
<td>2.5V</td>
<td>500mV</td>
<td>80 to 150</td>
</tr>
<tr>
<td>2.5V</td>
<td>350mV</td>
<td>80 to 150</td>
</tr>
<tr>
<td>1.8V</td>
<td>500mV</td>
<td>50 to 100</td>
</tr>
<tr>
<td>1.8V</td>
<td>350mV</td>
<td>50 to 100</td>
</tr>
</tbody>
</table>

**Figure 21. LVPECL Driver DC Coupling Termination for the Receiver with Built-in 100Ω Termination**

![LVPECL Driver DC Coupling Termination Diagram]
**LVDS-type Driver Terminations**

An LVDS-type driver does not require a board-level pull-down resistor. A typical termination with DC coupling for the LVDS-type driver is shown in Figure 23. A termination example with AC coupling is shown in Figure 24.

**Figure 23. Typical LVDS-style Driver Termination**

**Figure 24. 8V19N470 LVDS Driver Driving a Receiver with Built-in Termination** (e.g. 8V79S680 CLK, nCLK and REF, nREF Inputs)
Schematic Example
The reference demo board schematic and board layout example are available upon request.

Revision History

<table>
<thead>
<tr>
<th>Revision Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>May 28, 2017</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>