

Restrictions:

IDT's ZSPM4121 Evaluation Kit is designed for evaluation of the ZSPM4121, laboratory setup, and module development only. This kit must not be used for module production and production test setups

IDT shall not be liable for any damages arising out of defects resulting from (i) delivered hardware (ii) non-observance of instructions contained in this manual, or (iii) misuse, abuse, use under abnormal conditions or alteration by anyone other than IDT. To the extent permitted by law, IDT hereby expressly disclaims and User expressly waives any and all warranties, whether express, implied, or statutory, including, without limitation, implied warranties of merchantability and of fitness for a particular purpose, statutory warranty of non-infringement and any other warranty that may arise by reason of usage of trade, custom, or course of dealing.

Contents

1	Kit Contents	2
2	Introduction	2
3	Connectors	3
4	Probe and Test Points	3
5	Setup	3
6	Evaluation Board Schematic	4
7	Evaluation Board Layout	5
8	Related Documents	6
9	Document Revision History	6

1 Kit Contents

- ZSPM4121 Evaluation Board
- Kit Documentation


2 Introduction

The ZSPM4121 Evaluation Board is a compact system intended to facilitate measuring the performance and operating characteristics of the ZSPM4121 Under-Voltage Load Switch. The board contains a number of test points to allow evaluating the functions of the ZSPM4121 (see Figure 2.1 and section 4). It has a solid ground plane.

Note: The default part number for the ZSPM4121 Under-Voltage Load Switch (U1 in the schematic in Figure 6.1) is ZSPM4121A1Wxx, where xx refers to the factory-configured voltage threshold which is determined by the version of the ZSPM4121 Evaluation Board ordered. Contact IDT for available board versions.

Note: The default configuration of the Evaluation Board is with the NPG pin pulled up to V_{in} via R1 and therefore R2 is unpopulated (NL designation in the schematic in Figure 6.1). If the application requires that NPG be pulled up to V_{out} , remove R1 and install R2.

Figure 2.1 ZSPM4121 Evaluation Board Connections



3 Connectors

The board contains the following connectors to external signals and supplies (see Figure 2.1):

- J1:** Screw terminal connection for Vin supply (Vin+ and GND)
- J2:** Screw terminal connection to Vout output (Vout+ and GND)

4 Probe and Test Points

The board contains the following test/probe points (see Figure 2.1):

- TP1/Vin:** Kelvin measurement test point for Vin main input
- TP4/Vout:** Kelvin measurement test point for Vout output
- TP3/NPG:** Measurement point for the ZSPM4121's open-drain N-channel NPG output pin 8 (low indicates "Power Good")
- TP2/GND:** Test point for ground; recommended ground for accurate measurements for Vin
- TP5/GND:** Test point for ground; recommended ground for accurate measurements for Vout

5 Setup

Connect the input voltage supply for the ZSPM4121 at the J1 screw terminal with the leads connected shown in Figure 2.1.

The output of the Evaluation Board can be measured at the J2 screw terminal.

Recommendation: Use J1 and J2 only for power connections. Use test points TP1 (Vin) and TP4 (Vout) as Kelvin connections for accurate voltage measurements (see Figure 2.1).

6 Evaluation Board Schematic

Figure 6.1 ZSPM4121 Evaluation Board Circuit




Table 6.1 ZSPM4121 Evaluation Board Bill of Materials (BOM)


QTY	Reference	Description	Manufacturer	Manufacturer P/N	Digikey P/N
1	U1	ZSPM4121	IDT	ZSPM4121AI1 Wxx*	N/A
2	C1	CAP CER 1UF 25V 10% X5R 0603	TDK	C1608X5R1E105K	445-5146-2-ND
	C2	CAP CER 1UF 25V 10% X5R 0603	TDK	C1608X5R1E105K	445-5146-2-ND
1	R1	RES 1K OHM 1/10W 5% 0603 SMD	Stackpole	RMCF0603JT1K00	RMCF0603JT1K00CT-ND
0	R2	Do not populate			
5	TP1	Test Point	Keystone	5001K-ND	5001
	TP2	Test Point	Keystone	5001K-ND	5001
	TP3	Test Point	Keystone	5001K-ND	5001
	TP4	Test Point	Keystone	5001K-ND	5001
	TP5	Test Point	Keystone	5001K-ND	5001

* xx refers to the factory-configured voltage threshold, which is determined by the version of the ZSPM4121 Evaluation Board ordered. Contact IDT for available board versions.

QTY	Reference	Description	Manufacturer	Manufacturer P/N	Digikey P/N
2	J1, J2	TERMINAL BLOCK 3.5MM 2POS PCB	On Shore Technology Inc	ED555/2DS	ED1514-ND

7 Evaluation Board Layout

Figure 7.1 ZSPM4121 Evaluation Board Layout – Top View



8 Related Documents

File Name
ZSPM4121 Data Sheet
ZSPM4121 Feature Sheet

Visit www.IDT.com/ZSPM4121 or contact your nearest sales office for the latest version of these documents.

9 Document Revision History

Revision	Date	Description
1.00	November 14, 2012	First release.
	April 14, 2016	Changed to IDT branding.



Corporate Headquarters
 6024 Silver Creek Valley Road
 San Jose, CA 95138
www.IDT.com

Sales
 1-800-345-7015 or 408-284-8200
 Fax: 408-284-2775
www.IDT.com/go/sales

Tech Support
www.IDT.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. All contents of this document are copyright of Integrated Device Technology, Inc. All rights reserved.