


Layout notes.

1. Route power from bead through bulk capacitor pad then through 0.1uF capacitor pad then to clock chip Vdd pad.


2. Do not share ground vias. One ground pin one ground via.

U1 9ZXL0851 Note: No series resistors required for ZoDiff 85 ohms





Pull-ups at --> controller end.

< Leave FB_OUT floating. No trace.



1 = HIBW, MID = BYPASS, 0 = LOW BW



Do not share ground VIA. One cap one VIA

NOTE: FERRITE BEADS FB1 =

Manufacture	Part Number	Z@100MHz	PkgSz	DC res.	Current (Ma)
muRata	BLM21AG601SN1	600	0805	0.30	600
TDK	MMZ2012S601A	600	0805	0.30	600
STEWART	HZ0805E601R	600	0805	0.30	600
AssocCmpTch	CBG0805-600-50	600	0805	0.30	600

Manufacture	Part Number	Z@100MHz	PkgSz	DC res.	Current (Ma)
muRata	BLM18AG601SN1	600	0603	0.50	200
muRata	BLM18BD601SN1_PB	600	0603	0.65	200
Ceratech	HB-1T1608-601	600	0603	0.50	200
TDK	MMZ1608R301A	300	0603	0.20	500

Integrated Device Technology

San Jose, CA

Size A	Document Number 9ZXL0831	Rev 0.2
--------	--------------------------	---------

Date: Monday, November 27, 2017 Sheet 1 of 1