In the 85310I family of ICs (85310I-01, -11, -21), after the CLK_SEL is asserted, how long does it take for the outputs to synchronize with the selected CLK input ?

The outputs will synchronize to the newly selected clock inputs within one clock cycle. 

For other questions not addressed by the knowledge base, please submit a technical support request.