How should the LVPECL swing be reduced for a receiver with an LVPECL logic threshold, but reduced input signal swing for IDT timing devices?

Reducing the LVPECL swing for a DC coupled receiver can easily be accomplished with source attenuation resistors. See the solution below. For other questions not addressed by the Knowledge Base, please submit a technical support request.