How would a PLL clock respond to input jitter?

A PLL clock behaves like a low-pass filter for jitter. Jitter beyond the 3 dB bandwidth will be attenuated while jitter within the 3 dB bandwidth will be passed.