

1.0 GENERAL DESCRIPTION

The IDT82V2048 is a full featured octal T1/E1 line interface unit and is a pin compatible, functional superset of the Intel (previously Level One) LXT384, octal T1/E1 LIU. Both devices provide the same register mapping and functions during normal operation. In addition, the IDT82V2048 offers an expanded register bank to allow increased flexibility and functionality when using a host controller. Converting designs using the LXT384 to the IDT82V2048 is a straightforward process involving minimal hardware changes. Software adjustments need only be made in applications where it is intended to access the enhanced register set of the IDT device. The primary purpose of this application note is to describe the differences between the LXT384 and the IDT82V2048 and highlight the design considerations that come into play when converting an existing LXT384 design.

2.0 REGISTERS

The register sets of the IDT82V2048 can be divided into Primary Registers and Expanded Registers. The Primary Registers of the IDT82V2048 are the same as those of the LXT384, with an added ADDP (Address Pointer) register. The address of the ADDP register in the IDT device is 1F (Hex), which is a reserved address in the LXT384. Writing "AA Hex" to this register will switch to the Expanded Registers of the IDT82V2048. (Table 1 shows the Registers in the LXT384 and the Primary Registers in the IDT82V2048).

The functions controlled by the Expanded Registers are available only with the IDT device as the LXT384 does not offer these registers. Thus, when using only the Primary Registers, the two devices are completely software compatible but to take advantage of IDT's additional features and flexibility some software must be added to source code written for the LXT384. Table 2 shows the Expanded Registers of the IDT82V2048. Writing "00 Hex" to the "Address Pointer" register will switch back to Primary Registers.

Table 1. Primary Register

Address (Hex)	LXT384	IDT82V2048
00 - 15	Registers	Primary Registers
16 - 1E	Reserved	Reserved
1F	Reserved	ADDP (Address Pointer), write "AA Hex" to this register will switch to Expanded Registers.

Table 2. Expanded Register

Address (Hex)	Register Name
00	e-SING (Single Rail Mode Setting)
01	e-CODE (Encoder/Decoder Selection)
02	e-CRS (Clock Recovery Enable/Disable)
03	e-RPDN (Receiver Power Down Enable/Disable)
04	e-TPDN (Transmitter Power Down Enable/Disable)
05	e-CZER (Consecutive Zero Detect Enable/Disable)
06	e-CODV (Code Violation Detect Enable/Disable)
07	e-EQUA (Equalizer Enable/Disable)
08	e-LBCF (In-band Loop-back Configuration)
09	e-LBAC (In-band Loop-back Activation Code)
0A	e-LBDC (In-band Loop-back Deactivation Code)
0B	e-LBS (In-band Loop-back Code Receive Status)
0C	e-LBM (In-band Loop-back Interrupt Mask)
0D	e-LBI (In-band Loop-back Activation/Deactivation)
0E	e-LBGS (In-band Loop-back Activation/Deactivation Code Generator Selection)
0F	e-LBGE (In-band Loop-back Activation/Deactivation Code Generator Enable)
10 - 1E	Registers for testing. Default is 0, users should not change the default value
1F	ADDP, writing "00 Hex" to this register will switch to Primary Registers

3.0 WORKING WITHOUT MCLK

When MCLK is not available (High/Low), the Receive Path of the IDT82V2048 is the same as the LXT384, but the Transmit Path is different. For the IDT82V2048, if MCLK is not available, TCLK1 will be internally used as a virtual MCLK for the Transmit Path (The status of the Receive Path is still determined by the real MCLK pin). As a result, similar operation can be achieved without an MCLK signal but, in this case, care must be taken to always supply TCLK1 for normal operation. If neither MCLK nor TCLK1 is available, the IDT82V2048 will put all the TTIPn and TRINGn pins into high impedance states. These operation modes are tabulated below.

4.0 EXTERNAL COMPONENTS

The transmit impedance on the line side between the IDT82V2048 and the LXT384 is slightly different. When converting an LXT384 design to the IDT82V2048, the performance will be better if the external transmit resistors and capacitor are modified. The recommended application circuit for the IDT82V2048 is shown in **Figure-1**. It is the same as that of the LXT384, except that the value of RT is 9.5 Ohm +/- 1%. The LXT384 datasheet recommends an RT value of 11 Ohm + 1%. In addition, the recommended value of CP is 560 pF for the LXT384, whereas IDT recommends using a CP value that is tuned to the line condition.

Table 3. MCLK and TCLK

MCLK	TCLKn (n=0-7 for LXT384) (n=0,2-7 for 2048)	Operation Mode of the Transmit Path		
		LXT384	IDT82V2048	
H/L	H	Transmit pulse-shaping is disabled.	TCLK1 is clocked	Transmit all ones
			TCLK1 is H/L	Transmit is high impedance
H/L	Clocked	Transmit with pulse-shaping	TCLK1 is clocked	Transmit with pulse-shaping
			TCLK1 is H/L	Transmit is high impedance




Figure 1. Recommended Application Circuit

5.0 JITTER ATTENUATOR 3DB CORNER FREQUENCY

The selection of the jitter attenuator 3dB corner frequency is different between the LXT384 and the IDT82V2048. Bit 2 in the Global Control Register (0F Hex) is named JACF bit in the LXT384, but the same bit is named JABW in the IDT82V2048. This bit and the depth of the jitter attenuator FIFO will affect the value of the jitter attenuator 3dB corner frequency in the LXT384. But in the IDT82V2048, only the JABW bit will affect the jitter attenuator 3dB corner frequency. **Table 4** describes the details.

6.0 LPn SETTING (LOOP-BACK SELECTION PIN)

In hardware mode, the status of LPn pin decides the loop back configuration of the corresponding port. For "No Loop back" setting, the LXT384 and IDT82V2048 are different. (Refer to **Table 5**)

Table 4. Jitter Attenuator 3dB Corner Frequency

	LXT384			IDT82V2048		
E1 jitter attenuator 3 dB corner frequency, host mode	32 bit FIFO	2.5 Hz	JACF does not affect this figure	JABW=0	1.7 Hz	FIFO setting does not affect this figure
	64 bit FIFO	3.5 Hz		JABW=1	6.5 Hz	
T1 jitter attenuator 3dB corner frequency, host mode	JACF=0	3 Hz	FIFO setting does not affect this figure	JABW=0	2.5Hz	FIFO setting does not affect this figure
	JACF=1	6 Hz		JABW=1	5 Hz	
Jitter attenuator 3dB corner frequency, hardware mode	E1	3.5 Hz	JACF and FIFO do not affect this figure	E1	1.7 Hz	JACF and FIFO do not affect this figure
	T1	6 Hz		T1	2.5 Hz	

Table 5. LPn Setting

	LXT384	IDT82V2048
No Loop Back	LPn = Not connected	LPn = 0.5 * VDDIO
Remote Loop Back	LPn = Low	LPn = Low
Analog Loop Back	LPn = High	LPn = High

Table 6. JAS Pin Selection

JAS(IDT)/JASEL(LXT384)	JA Position in LXT384	JA Position in IDT82V2048
L	Transmit Path	Transmit Path
H	Receive Path	Receive Path
High Z	Disabled	Undetermined
VDDIO/2	Undetermined	Disabled

7.0 JAS PIN SELECTION

In hardware mode, the status of the JAS pin (Pin # 87 QFP or Pin #J11 BGA) determines where to put the Jitter Attenuator. The LXT384 is different from the IDT82V2048 on this point. (Refer to **Table 6**)

8.0 DEFAULT VALUE OF RS REGISTER (RESET REGISTER, ADDRESS IS 0A HEX)

Writing to this register will set all registers to their default values. The default value of the RS register in the LXT384 is "00 Hex". In the IDT82V2048 it is "FF Hex".

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.