

INTRODUCTION

In introducing our new Zero Bus Turn-around (ZBT) SRAMs, we are frequently asked how they compare with Late Write SRAMs from other manufacturers. This application brief highlights the differences.

Existing synchronous SRAMs are inefficient when read and write accesses are alternated. The ubiquitous pipelined burst SRAM (PBSRAM) has two idle clock cycles when a read follows a write. Best case bus efficiency is only 50% for alternating reads and writes. ZBT and Late Write both address this inefficiency but only ZBT totally eliminates idle cycles on the bus.

COMPARISON

ZBT comes in two versions: flow-through and pipelined. This terminology is used in exactly the same way as with the ubiquitous synchronous burst SRAM such as the IDT71V432, IDT71V537, etc. The pipelined ZBT SRAM supplies read data in two clocks while the flow-through device requires only a single clock. The difference in read cycles between the devices is the register in the data output path. This extra register means that the pipelined part has greater access latency, but it also permits it to run at higher clock rates than the flow-through device. See Figures 1 and 2.

access timing. With the pipelined device, read data may be sampled on the third clock, while the SRAM samples write data also on the third clock. With the flow-through devices, the data transfer takes place on the second clock rather than the third. The result is that both versions of ZBT can achieve 100% utilization of the data bus for any sequence of reads and writes.

Motorola markets two versions of their Late Write SRAMs: latched (MCM69Lxxx) and registered (MCM69Rxxx). Both devices use a differential clock. This is a good feature at extreme clock rates, but is an unusual and unnecessary requirement when operating at more conventional clock rates.

The first Late Write SRAMs are of the registered type. Their functionality is shown in Figure 3. When reading, they function the same as the pipelined ZBT SRAMs: data is available after the second clock for sampling on the third clock. But unlike the pipelined ZBT, write data is supplied on the second clock instead of the third. Therefore, a read and write (addresses A4 and A5) cannot be initiated on successive clock cycles because both accesses would be attempting to transfer data on the same clock. Conversely, if a read follows a write (addresses A5 and A6), there will be one idle cycle on the data bus between the transfer of the write data (D5) and the read data (D6). For alternating reads and writes, the bus utilization is only 67%.




Figure1: ZBT Operation - Pipelined Version

Note that in our discussions of timing, we refer to the rising clock edge on which the address and read/write control signal are supplied to the SRAM as the "first clock." This is the reference point for all other clock cycles.

Both versions of ZBT permit switching between write and read cycles without any idle data bus cycles. This is achieved by making the write access timing symmetrical with the read

At first glance, the latched version of Late Write does better. It employs the same write timing as the registered Late Write, but with a lower latency read. This is similar to the flow-through version of ZBT, but there are some important differences as shown in Figure 4. The Late Write part uses both edges of the clock, requiring an extra half clock to supply valid read data to the bus (timing tCD). This means that the clock duty cycle becomes a factor in the interface timing, and that the data is




Figure 2: ZBT Operation - Flow-through Version




Figure 3: Late Write Operation - Registered Version

available relatively late in the clock cycle. This leaves very little time to meet the setup time into the receiving device and makes it nearly impossible to operate the latched version Late Write SRAMs at their rated clock speed.

Additionally, the latched version Late Write SRAMs use the falling clock edge to enable and disable their data bus output buffers (timing parameter tHZ). This makes it almost impossible to perform a write immediately after a read, since the SRAM outputs do not tri-state quickly enough to permit the writing device to supply data to the SRAM without contention on the bus.

In contrast, all ZBT timing references the rising edge of the clock, with the exception of the asynchronous output enable signal. This includes enabling and disabling of the data bus output buffers. This makes the timing very straightforward.

SUMMARY

As the name implies, ZBT SRAMs from IDT permit users to combine reads and writes in any sequence without any idle cycles on the data bus. This 100% data bus utilization is not just theoretical; it's achievable in practice. This applies both to the low latency flow-through version and the high speed pipelined version.

While similar in some ways to ZBT SRAMs, both versions of the Late Write SRAMs fall short. The registered version has an idle cycle whenever a read follows a write. The latched version can eliminate idle cycles between alternating reads and writes, but only theoretically. Its poor timing essentially guarantees data bus contention if a user attempts to perform a write immediately following a read. And while this problem is reduced a bit by operating the part more slowly, the user must still deal with timing referenced to the falling edge of the clock.




Figure 4: ZBT Flow-through Version Compared with Late Write Latched Version

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.