Introduction

This application note provides an overview of PCI Express (PCIe) reference clocking for Generations 1, 2 and 3. PCIe is a major architecture improvement over the parallel half-duplex PCI bus to a dual-simplex serial bus. This was designed to increase data throughput while minimizing the number of bus IO pins for PCs. The first generation, introduced in 2005, operated at a 2.5GBit/sec raw data rate with 8B/10B encoding for an effective data rate of 2GBit/sec. Generation 2 was introduced in 2006 and extended the raw data rate to 5Gbit/sec, also with 8B/10B encoding for an effective bit rate of 4 Gbit/sec. Generation 3 was finalized in 2010 and supports a raw bit rate of 8Gbit/Sec but using scrambling with 129B/130B encoding for an effective bit rate of 7.88Gbit/sec.

Three PCI Special Interest Group (PCISIG) documents were used as the basis for this document. The first document is a white paper, *PCI Express Jitter and BER, Revision 1.0*, which provides background information regarding the following three important factors that define the link BER. The first factor, jitter, is partitioned into a random Gaussian components, Root Sum Squares (RSS) Dj and a deterministic component, Dj. These two different types of jitter are summed in accordance with the Double Delta function method. Second, a bit error is defined “… as the accumulation of phase jitter, y, such that the total phase difference between the data and the sampling clock exceeds ½ the unit interval (UI).” Third is a simple link phase noise model to define the random and deterministic components of the jitter budget.

The link phase noise model is developed to define the random and deterministic components of the jitter budget and a procedure to measure the jitter of a specific link. Compliance of a particular RefClock with the PCIe jitter specifications has been further developed from this initial white paper and is determined indirectly through a three-step process. First a phase transfer function model for the particular clock architecture is defined. Second the phase noise at the model output is calculated when driven by a particular RefClock oscillator phase noise spectrum. Third the model output jitter spectrum is processed for comparison to the PCIe high and low band specs. For rms jitter the phase noise is integrated over the appropriate frequency bands. For peak-to-peak jitter the filtered clock spectrum must be transformed back into the time domain to find the two specific instants at which the eye closure function deviates to the positive and negative phase extremes.

The second document is the *CARD ELECTROMECHANICAL SPECIFICATION, REV. 2.0*, which provides the Gen 1 reference clock architectures, modeling parameters and requirements. Third is the *PCI Express BASE SPECIFICATION, REV. 3.0*, which contains the reference clock architectures, modeling parameters and requirements for Gen 2 and Gen 3.

This note is concerned only with the jitter requirements for the Reference Clock partition of the jitter budget and its associated jitter transfer model. PCISIG has made an effort to maintain the phase noise performance requirements on the Reference Clock oscillator as each new PCIe generation has been introduced. The objective is to minimize the design effort necessary to guarantee jitter compliant Reference Clock designs, which places the bulk of the low noise design burden on the PCIe transmitters and receivers.

PCIe Reference Clock Architectures

PCIe defines three types of clocking architectures: Common Clock, Data Clock and Separate Clock which are depicted in the figures below.
This document is focused on the Common clock architecture which is described in detail in Section Common Clock Architecture. The Common Clock architecture results in the lowest cost while simply and robustly implementing Spread Spectrum Clocking (SSC), which is described in Section Spread Spectrum Clocking.

Figure 2 above shows a physical implementation of the common clock architecture. The Reference clock is fanned out to both the motherboard Tx serializer/deserializer (serdes) and the add-in card Rx serdes. Nominally there is no relative phase difference between the data embedded clock and the receiver data latch clock. This lack of relative phase difference between the data embedded clock and the Rx data latch clock makes the Common Clock architecture relatively impervious to transmission errors when the Reference clock spectrum is spread. The PCI Express Jitter and BER white paper reviews that bit errors only result when there is eye closure via the relative mis-alignment of the data embedded clock and the receiver reference clock that exceeds ½ of a UI.

The Data Clocked architecture, shown below is specified at 5.0 Gb/S in Section 4.3.7.3.4. and at 8.0 Gb/S in Section 4.3.8.3. of PCI Express BASE SPECIFICATION, REV. 3.0. This is a much simpler architecture, but has poorer jitter performance since the H2 and H3 filtering functions are excluded.
The Separate Clock architecture for 5.0 Gb/S is covered in Section 4.3.7.4. and at 8.0Gb/s in Section 4.3.8.4 of PCI Express BASE SPECIFICATION, REV. 3.0. It is recommended to consult these sections of this document for further information such as transfer functions. The unattractive feature of this architecture is that a separate Refclk adapter will not interoperate with a root complex driving data with SSC. Separate clock architecture will therefore work only if SSC is turned off on both the root and adapter clocks. Further the frequency mismatch due to the tolerances of the separate clocks further degrades link BER margin.

Spread Spectrum Clocking

PCIe provides the option to modulate the spectrum of the reference clock at a rate of 30kHz – 33kHz and a magnitude between 0% and -0.5%. As the Reference Clock is a single frequency and EMI constraints are on the maximum radiated power at any frequency rather than total power in a frequency band, spreading distributes the total clock power across multiple frequencies. The fact that this also spreads the data is irrelevant for EMI purposes because data modulation fully fills the spectrum before the embedded clock is spread.

The spectrum analyzer plot of Figure 5 shows how SSC reduces peaking. The blue plot shows the clock spectrum with SSC turned off and the red plot shows SSC turned on. Note that the modulation primarily reduces the clock frequency. This is done to avoid increasing the instantaneous bit rate and incurring a BER penalty through a reduction in timing margin.
Since the Refclock phase noise sensitivity of the three architectures are different, it is not possible to specify one phase noise profile for the RefClock oscillator with the spread spectrum option that will guarantee satisfactory data link performance for all architectures; to do so would overly constrain the Refclock.

Beginning in Gen 2.0, PCIe specified the jitter requirements by Refclock architecture and jitter frequency band to relax the Refclock requirements. Spread spectrum jitter is deliberately generated at low frequencies that are within the jitter tracking range of the receiver data recovery, which leads to a natural partition of the Refclock jitter into two frequency regions; a low band and a high band. The low band jitter requirement is impressed between 10kHz to 1.5MHz. The high frequency jitter band is between 1.5MHz and the Nyquist rate of 50MHz and limits the intrinsic jitter of the reference clock for frequencies that the data recovery cannot filter. These bands are used to separate the requirements for EMI and jitter compliance specification because spread spectrum frequency modulation is below 1.5MHz, typically between 30-33kHz, and the data Tx, Rx and CR PLL bandwidths range from 1.5MHz - 22MHz.

Common Clock Architecture
The PCI Express physical architecture that accomplishes the transmission and reception is shown in **Figure 6**.
The calculation of the displacement between the center of the data eye and the sampling clock is illustrated with a mathematical equivalent model of the link. In Figure 3, the reference clock (100MHz) phase jitter, X, is sent to both the transmitter and the receiver. Each device has its own phase transfer function and injects some amount of phase jitter that is independent of the reference clock jitter. This is shown in Figure 3 as N1 and N2. The media (traces on the PCB, cable, and connectors) adds some additional phase jitter due to the effects of dispersion, ISI, crosstalk and reflections. Finally, there is a delay between the two paths of the Tx and the reference clock that causes X to add to Y, due to the fixed phase offset. Since N2 is already uncorrelated this delay acts only on H2 and does not amplify N2. Moving forward, we will assume that the delay has been absorbed into the phase transfer function of H2.

As shown in Figure 3, the phase mismatch at the receiver, Y, between the center of the data eye and the sampling clock is given by equation (1). In the time domain, y is the time difference between the edge of the data and the edge of the sampling clock and is the eye closure. See PCI Express™ Jitter and BER Revision 1.0 for further details.

Figure 7 above is the phase transfer function used to both model and specify clock performance by PCIe. The development of this equivalent model from a physical model of a PCIe link with observations targeted to developing a more physical understanding of jitter propagation in the Common Clock architecture is contained in Section, “Appendix 1–Derivation of Equivalent Phase Transfer Function”.

Filtering Functions Applied to the Common Refclk Architecture

High Band Model Parameters

Gen 1–2.5Gb/S

The model parameters in Table 1 below are from the CEM 2.0, page 21, Section 2.1.4. There is only one transfer function that is applied to the reference clock. The bandwidth of H1 is about 15X that of H2, which is very different from Gen 2 and Gen 3, where the bandwidth of H2 is greater than H1. SSC separation is performed exclusively by H3. Gen 2 and Gen 3 specify the H1 and H2 PLL in terms of Natural Frequency and damping factor. Gen 1 specifies the H1 and H2 PLL in terms of -3dB bandwidth and damping factor.

Unlike the Reference Clock model used for Gen 2 and Gen 3, the Differential Transport Delay in Gen 1 is considered as being in the Rx PLL path as below.

\[ H_{CC}(s) = H3(s)\left[H1(s) - H2(s)e^{-sT}\right] \]
Table 1: Gen 1 Jitter Model Parameters

<table>
<thead>
<tr>
<th>Model Element</th>
<th>-3db Frequency (MHz)</th>
<th>Peaking (dB)</th>
<th>Natural Frequency (MHz)</th>
<th>Damping Factor</th>
<th>High Pass</th>
<th>Time (nS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>H1 22.3</td>
<td>22.0</td>
<td>3.0</td>
<td>11.83</td>
<td>0.54</td>
<td></td>
<td></td>
</tr>
<tr>
<td>H2 1.5_3</td>
<td>1.5</td>
<td>3.0</td>
<td>0.81</td>
<td>0.54</td>
<td></td>
<td></td>
</tr>
<tr>
<td>H3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$\frac{s}{s + 2\pi \times 1.5MHz}$</td>
<td>10</td>
</tr>
</tbody>
</table>

* Gen 2 and 3 spec 12 nS, but this 12 nS spec includes 2nS internal to the Tx and Rx functions. This leaves 10 nS for the device pin to device pin delay.

Gen 2–5.0 Gb/S

H1, H2 and T jitter model parameters in Table 2 below are from the PCI EXPRESS BASE SPECIFICATION, REV. 3.0 page 404. The H3 specification is from the March 4, 2009 Base Specification 2.1, Section 4.3.3.1 on page 266. The output of the jitter model is separated by the SSC Filtering functions described in Section, “Low Band Model Parameters”.

Table 2: Gen 2 Jitter Model Parameters

<table>
<thead>
<tr>
<th>Model Element</th>
<th>-3db Frequency (MHz)</th>
<th>Peaking (dB)</th>
<th>Natural Frequency (MHz)</th>
<th>Damping Factor</th>
<th>High Pass</th>
<th>Time (nS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>H1 5_1</td>
<td>5.0</td>
<td>1.0</td>
<td>1.82</td>
<td>1.16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>H1 8_3</td>
<td>8.0</td>
<td>3.0</td>
<td>4.31</td>
<td>0.54</td>
<td></td>
<td></td>
</tr>
<tr>
<td>H2 16_3</td>
<td>16.0</td>
<td>3.0</td>
<td>8.61</td>
<td>0.54</td>
<td></td>
<td></td>
</tr>
<tr>
<td>H2 23.6_1</td>
<td>23.6</td>
<td>1.0</td>
<td>8.61</td>
<td>1.16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>H2 32.6_0.5</td>
<td>32.6</td>
<td>0.5</td>
<td>8.61</td>
<td>1.75</td>
<td></td>
<td></td>
</tr>
<tr>
<td>H3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If( f &gt; 1.5 MHz) then 1 else $10^{-3}$</td>
<td>12</td>
</tr>
<tr>
<td>Transport Delay*</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

For any given Refclock, the worst-case total jitter occurs when Hcc has the widest bandwidth and that bandwidth coincides with the frequencies of largest Refclock jitter spectral density. Since H1 is the smaller bandwidth PLL transfer function and H2 is the larger PLL bandwidth function, this will occur when H1 is at its minimum bandwidth and H2 is at its maximum bandwidth. The natural frequency of H2 is specified at 8.61MHz, but the H2 damping factor can be between 0.54 and 1.75. Smaller damping factors emphasize lower frequencies through greater peaking at the natural frequency. Larger damping factors at the same natural frequency reduce peaking but extend the -3dB frequency of the PLL.

It is expected that all three H2 transfer functions should be considered when forming the PLL difference function because the total jitter under the mask will depend on the product of the clock phase noise density and the frequency mask. Since this requires any given clock to be measured with all masks to find the worst case mask for the particular clock, the selection of masks to use for this document is determined on the basis of the masks with highest noise equivalent bandwidth.

It should also be noted that IDT did not agree with the PCISIG procedure of essentially deleting the SSC modulation components in 5 Gb/s signaling. A real system does not delete the SSC modulation components; rather it responds to the SSC modulation. It was our position that the system transfer function correctly weights the effects of SSC and that the SSC components should be retained like in 2.5 Gb/s signaling. The end result would not be that much different because the system is indeed rather
insensitive to low frequency modulation components like SSC (because they are almost equally tracked by Tx and Rx), but the
issue at hand in this case is to avoid compounding the limitations of a basic model by an additional approximation.

Gen 3–8.0 Gb/S

The Base Specification, Rev 3.0, Section 4.3.8.2, page 409 defines the Tx and Rx PLL bandwidth for 8.0 GT/s signaling as
between 2 – 5MHz. As shown below, peaking may be from 0 to 2 dB for bandwidths up to 4MHz and 0 to 1 dB for bandwidths
up to 5MHz. The 8.0 GT/s PLL BW range is substantially lower than the PLL bandwidths specified for 5.0 GT/s or 2.5 GT/s
operation to reduce the amount of Refclock jitter at the sample latch of the receiver. H3 is specified in Section 4.3.4.3.4 on pdf
page 369.

Table 3: Gen 3 Jitter Model Parameters

<table>
<thead>
<tr>
<th>Model Element</th>
<th>-3db Frequency (MHz)</th>
<th>Peaking (dB)</th>
<th>Natural Frequency (MHz)</th>
<th>Damping Factor</th>
<th>High Pass</th>
<th>Time (nS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>H1 2 .01</td>
<td>2.2</td>
<td>0.01</td>
<td>0.078</td>
<td>14</td>
<td>0.73</td>
<td>14</td>
</tr>
<tr>
<td>H1 2 .2</td>
<td>2.0</td>
<td>2.0</td>
<td>0.96</td>
<td></td>
<td>0.73</td>
<td></td>
</tr>
<tr>
<td>H1 4 .01</td>
<td>3.9</td>
<td>0.01</td>
<td>0.14</td>
<td>14</td>
<td></td>
<td>0.73</td>
</tr>
<tr>
<td>H1 4 .2</td>
<td>4.0</td>
<td>2.0</td>
<td>1.92</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>H2 2 .01</td>
<td>2.2</td>
<td>0.01</td>
<td>0.078</td>
<td>14</td>
<td></td>
<td>12</td>
</tr>
<tr>
<td>H2 2 .1</td>
<td>2.0</td>
<td>1.0</td>
<td>0.74</td>
<td>1.15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>H2 5 .01</td>
<td>5.0</td>
<td>0.01</td>
<td>0.18</td>
<td>14</td>
<td></td>
<td>11.15</td>
</tr>
<tr>
<td>H2 5 .1</td>
<td>5.0</td>
<td>1.0</td>
<td>1.84</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>H3</td>
<td></td>
<td></td>
<td></td>
<td>s</td>
<td></td>
<td>12</td>
</tr>
<tr>
<td>Transport Delay</td>
<td></td>
<td></td>
<td></td>
<td>( \frac{s}{s + 2\pi \times 10MHz} )</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

It is recommended by PCISIG that “when characterizing TREFCLK-RMS-CC it is recommended that all unique combinations of
bandwidth and peaking be included when computing H(s) and H'(s).” The SSC Filtering functions are also to be applied. Table
3 above defines fifteen unique pairs of H1-H2 pairs of transfer functions. When T is included there are thirty unique transfer
functions.

Since in general a PCIe link is full duplex, there is another half duplex link to model carrying data in the opposing direction. If the
Transport delay is assigned as being in H1 in one direction, then the same delay should be assigned to the H2 leg in the opposite
direction.
Low Band Model Parameters

As discussed previously, jitter is classified by PCISIG into a low frequency band for Refclock SSC jitter and a high frequency band for Refclock jitter that closes the eye at the receiver data latch. For Gen 1, this separation was done exclusively by the high pass characteristic of HCC.

For Gens 2 and 3, separate filters are explicitly defined and used to separate the bands. These filters remove the spread spectrum components of the Refclock jitter before the H1, H2 and H3 transfer functions are applied. In addition, Gens 2 and 3 use multiple transfer functions for H1 and H2 and define different functions for H3. The designer is to test with specific combinations of these filters to ensure compliance.

The Common Clock architecture filters for Gens 2 and 3 are as follows.

1. **SSC separation**: A 1.5 MHz brick wall low pass used to remove the low frequency band containing the SSC components from the Refclock spectrum, allowing one to define separate low frequency Rj and low frequency Dj components.
2. **0.01–1.5 MHz step BPF**: If \( f < 10\text{kHz} \) then 10-3, elseif \( f<1.5\text{MHz} \) then 1.0, else 10-3.
   The lower edge of filter, below 10k, removes 1/f jitter contributions that are completely trackable by the CDR. The stop band above 1.5MHz removes high frequency jitter components.
3. **1.5 MHz HPF**: This is H3. It removes the low frequency jitter components that are trackable by the CDR, allowing one to define those jitter components not trackable by the CDR.
4. **PLL difference functions**: The between Tx and Rx PLLs and the impact of T, the transport delay. Different PLL models are used to characterize different cases of PLL mismatch.
5. **Edge filtering**: Minimizes test equipment measurement artifacts caused by finite sampling/voltage resolution aperture. This is a voltage averaging process that is applied at a frequency of 5 or 8 GHz and is used in the post processing of the raw Refclock data as part of the de-embedding procedure.

These filters are applied in accordance with the following table.

<table>
<thead>
<tr>
<th>Band</th>
<th>Applied Filters</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low (&lt;1.5MHz, SSC)</td>
<td>SSC Separation</td>
</tr>
<tr>
<td></td>
<td>PLL Difference functions</td>
</tr>
<tr>
<td></td>
<td>0.01–1.5MHz Step BPF</td>
</tr>
<tr>
<td>High (&gt; 1.5MHz, Tracking Data Eye)</td>
<td>PLL Difference functions</td>
</tr>
<tr>
<td></td>
<td>H3 HPF</td>
</tr>
<tr>
<td></td>
<td>Edge Filtering</td>
</tr>
</tbody>
</table>

These filters are applied in accordance with the following table.

**Table 4: Gen 2 and 3 Jitter Filter Functions**

**Reference Clock Compliance Parameters**

**Gen 1–2.5Gb/S**

<table>
<thead>
<tr>
<th>BER(^2)</th>
<th>Maximum Peak-Peak Phase Jitter Value (ps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(10^{-8})</td>
<td>86</td>
</tr>
<tr>
<td>(10^{-12})</td>
<td>108</td>
</tr>
</tbody>
</table>
Gen 2–5.0 Gb/S

PCI EXPRESS BASE SPECIFICATION, REV. 3.0

4.3.7.3.3. Compliance Parameters for Common Refclk Rx Architecture

Table 4-31 defines the compliance parameters for the common Refclk Rx architecture.

Table 4-31: Refclk Parameters for Common Refclk Rx Architecture at 5.0 GT/s

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Limits</th>
<th>Units</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>TREFCLK-HF-RMS</td>
<td>&gt; 1.5 MHz to Nyquist RMS jitter after applying Equation 4.3.3</td>
<td>3.1</td>
<td>ps RMS</td>
<td>1</td>
</tr>
<tr>
<td>TREFCLK-SSC-RES</td>
<td>SSC residual</td>
<td>75</td>
<td>ps</td>
<td>1</td>
</tr>
<tr>
<td>TREFCLK-LF-RMS</td>
<td>10 kHz - 1.5 MHz RMS jitter</td>
<td>3.0</td>
<td>ps RMS</td>
<td>2</td>
</tr>
<tr>
<td>TSSC-FREQ-DEVIATION</td>
<td>SSC deviation</td>
<td>+0.0/-0.5</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>TSSC-MAX-PERIOD-SLEW</td>
<td>Maximum SSC df/dt</td>
<td>0.75</td>
<td>ps/UI</td>
<td>3</td>
</tr>
</tbody>
</table>

Notes:

1. TREFCLK-HF-RMS is measured at the far end of the test circuit illustrated in Figure 4-88 after the filter function defined in Table 4-29 for Common Refclk Rx for >1.5 MHz jitter components has been applied.

2. TREFCLK-SSC-RES and TREFCLK-LF-RMS are measured after the filter function defined in Table 4-29 for Common Refclk Rx for >1.5 MHz jitter components has been applied.
Gen 3–8.0 Gb/S

PCI EXPRESS BASE SPECIFICATION, REV. 3.0

Table 4-34: Parameters for Common Refclk Rx Architecture at 8.0 GT/s

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Limits</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$F_{REFCLK}$</td>
<td>Refclk frequency$^1$</td>
<td>99.97 - 100.03</td>
<td>MHz</td>
</tr>
<tr>
<td>$T_{REFCLK-RMS-CC}$</td>
<td>RMS Refclk jitter for common Refclk Rx architecture$^3$</td>
<td>1.0</td>
<td>ps RMS</td>
</tr>
<tr>
<td>$F_{SSC}$</td>
<td>SSC frequency range</td>
<td>30 - 33</td>
<td>kHz</td>
</tr>
<tr>
<td>$T_{SSC-FREQ-DEV}$</td>
<td>SSC deviation$^2$</td>
<td>+0.0/-0.5</td>
<td>%</td>
</tr>
<tr>
<td>$T_{TRANSPORT-DELAY}$</td>
<td>Tx-Rx transport delay</td>
<td>12</td>
<td>ns</td>
</tr>
</tbody>
</table>

Notes:
1. Before application of SSC.
2. It is sufficient to define SSC deviation only without specifying anything about the shape of the modulation envelope. Envelopes with very large df/dt will fail the $T_{REFCLK-RMS-CC}$ parameter.
3. The Refclk phase information must be collected to verify compliance, real-time oscilloscopes are normally used but they have limited memory depth, which makes evaluation of a $10^{12}$ sample periods impossible. Therefore, a specification of 86ps peak-to-peak phase jitter is provided for a smaller sample size of $10^6$ samples. This scaling of 108ps peak-to-peak for $10^{12}$ samples to 86ps peak-to-peak for $10^6$ samples assumes a Gaussian random jitter distribution. But even $10^6$ samples can be an overly large sample set for the memory depth of many real time oscilloscopes, so it is acceptable to obtain this sample set over multiple acquisitions, the sum of which must total at least $10^6$ samples. The highest observed filtered peak-to-peak accumulated phase jitter across the multiple acquisitions is reported.

Jitter Limits

Gen 1–.5 Gb/s

The total system jitter budget is 399.13ps which is approximately one unit interval (1/2.5GHz = 400ps) which cannot be exceeded more than once every $10^{12}$ cycles. The clock gets approximately 1/4 of the system budget–108ps to be exact. This number is an accumulated peak-peak phase jitter which has been filtered by the system transfer function as previously discussed in Section, “Reference Clock Compliance Parameters”. Because the clock phase information must be collected to verify compliance, real-time oscilloscopes are normally used but they have limited memory depth, which makes evaluation of a $10^{12}$ sample periods impossible. Therefore, a specification of 86ps peak-to-peak phase jitter is provided for a smaller sample size of $10^6$ samples. This scaling of 108ps peak-to-peak for $10^{12}$ samples to 86ps peak-to-peak for $10^6$ samples assumes a Gaussian random jitter distribution. But even $10^6$ samples can be an overly large sample set for the memory depth of many real time oscilloscopes, so it is acceptable to obtain this sample set over multiple acquisitions, the sum of which must total at least $10^6$ samples. The highest observed filtered peak-to-peak accumulated phase jitter across the multiple acquisitions is reported.

Table 5: PCI Express Clock Phase Jitter Limits, 2.5 Gb/s$^1$

<table>
<thead>
<tr>
<th></th>
<th>$10^{12}$ Samples</th>
<th>$10^6$ Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max Phase Jitter</td>
<td>108ps</td>
<td>86ps</td>
</tr>
</tbody>
</table>

1. Peak-to-Peak phase jitter after application of the system transfer function

For reference purposes, the Table 6 is an excerpt from Table 4-3 of CEM 2.0 showing jitter budgets of the system components, including the reference clock.
Table 6: Total System Jitter Budget, 2.5 Gb/s

<table>
<thead>
<tr>
<th>Jitter Contribution</th>
<th>Random Jitter Rj ps</th>
<th>Deterministic Jitter Dj ps</th>
<th>Tj (Total Jitter) ps $10^{12}$ samples</th>
<th>Tj ps $10^6$ samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reference Clock</td>
<td>4.7</td>
<td>41.9</td>
<td>108</td>
<td>86</td>
</tr>
<tr>
<td>Tx</td>
<td>2.8</td>
<td>60.6</td>
<td>100</td>
<td>87</td>
</tr>
<tr>
<td>Media</td>
<td>0.0</td>
<td>90</td>
<td>90</td>
<td>90</td>
</tr>
<tr>
<td>Rx</td>
<td>2.8</td>
<td>120.4</td>
<td>160</td>
<td>147</td>
</tr>
<tr>
<td>Linear Total Tj</td>
<td></td>
<td></td>
<td>458</td>
<td>410</td>
</tr>
</tbody>
</table>

Note 1: RSS Calculated per the below equations.

\[
T_j = \sum D_{j_n} + 14.069 \cdot \sqrt{\sum R_{j_n}^2}
\]

\[
T_j = \sum D_{j_n} + 9.507 \cdot \sqrt{\sum R_{j_n}^2}
\]

The above table has been reworded slightly to minimize confusion. Table 4.3 from CEM 2.0 is shown below. Note that the right most column header says $T_j$ (Total Jitter) at BER $10^{-6}$. This implies that if the measured reference clock $T_j$ is 86ps with a $10^6$ sample size that the BER will be $10^{-6}$ and this is not true. If you measure 86ps $T_j$ with a sample size of $10^6$, extrapolating that to $10^{12}$ samples will yield 108ps $T_j$ for the reference clock and a corresponding BER of $10^{-12}$, assuming all the other jitter sources are less than or equal to their respective limits.

Table 4-3: Total System Jitter Budget For 2.5 Gt/s Signaling

<table>
<thead>
<tr>
<th>Jitter Contribution</th>
<th>Min $R_j$ (ps)</th>
<th>Max $D_j$ (ps)</th>
<th>$T_j$ at BER $10^{-12}$ (ps)$^3$</th>
<th>$T_j$ at BER $10^{-6}$ (ps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tx</td>
<td>2.8</td>
<td>60.6</td>
<td>100</td>
<td>87</td>
</tr>
<tr>
<td>Ref Clock</td>
<td>4.7</td>
<td>41.9</td>
<td>108</td>
<td>86</td>
</tr>
<tr>
<td>Media</td>
<td>0</td>
<td>90</td>
<td>90</td>
<td>90</td>
</tr>
<tr>
<td>Rx</td>
<td>2.8</td>
<td>120.6</td>
<td>160</td>
<td>147</td>
</tr>
<tr>
<td>Linear Total $T_j$:</td>
<td></td>
<td></td>
<td>458</td>
<td>410</td>
</tr>
</tbody>
</table>

Root Sum Square (RSS) Total $T_j$: 399.13 371.52

Gen 2–5.0 Gb/s

For 5 Gb/s signaling, the system jitter budget scales 200ps, which is half the value of the jitter budget at 2.5 Gb/s Table 4-5 in CEM 2.0 shows the following budget.
Table 7: Total System Jitter Budget for 5 Gb/s Timing

<table>
<thead>
<tr>
<th>Jitter Contribution</th>
<th>Max Dj ps</th>
<th>Tj at BER 10^{12} (ps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reference Clock</td>
<td>30.0</td>
<td>50</td>
</tr>
<tr>
<td>Tx</td>
<td>0.0</td>
<td>4306</td>
</tr>
<tr>
<td>Media</td>
<td>58</td>
<td>58</td>
</tr>
<tr>
<td>Rx</td>
<td>60</td>
<td>80</td>
</tr>
<tr>
<td>Linear Total Tj</td>
<td>231.6</td>
<td></td>
</tr>
<tr>
<td>Root Sum Square (RSS) Tj[1]</td>
<td>200</td>
<td></td>
</tr>
</tbody>
</table>

\[ T_j = \sum D_{j_n} + 14.069 \cdot \sqrt{\sum R_{j_n}^2} \]

Other than the content in the above table, CEM 2.0 does not go into any more specifics on reference clock jitter. Rather, CEM 2.0 describes a 2-port method of simultaneously assessing the system board data and reference clock in section 4.7.5.

The PCI Express Base Specification 2.0 does go into more details on reference clock jitter and expresses the limit in terms of rms jitter rather than peak-to-peak phase jitter. The following table is from section 4.3.7.2.3 of the PCI Express Base Specification.

Table 8: 5 Gb/s Reference Clock Jitter Specification

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Maximum Limit</th>
</tr>
</thead>
<tbody>
<tr>
<td>TREFCLK-HF-RMS</td>
<td>&gt; 1.5MHz to Nyquist Frequency rms jitter after applying system transfer function</td>
<td>3.1ps rms</td>
</tr>
</tbody>
</table>

The 3.1ps rms jitter is assumed to be all Rj and if you multiply this number by 14.069, you get 43.6ps peak-to-peak jitter as shown in CEM 2.0 specification.

Gen 3–8.0 Gb/s

For 8 Gb/s signaling, the total system jitter scales 125ps, which is slightly more than half the value of the jitter budget at 5 Gb/s. However, the rms jitter is 1.0ps, which is a third that of the RefClock jitter at 5 Gb/s. The burden of meeting this tighter requirement is primarily accommodated by the higher bandwidth of the phase interpolator, which discards jitter below 10MHz.

Table 9: 8 Gb/s Reference Clock Jitter Specification

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Maximum Limit</th>
</tr>
</thead>
<tbody>
<tr>
<td>TREFCLK-HF-RMS</td>
<td>&gt; 1.5MHz to Nyquist Frequency rms jitter after applying system transfer function</td>
<td>1.0ps rms</td>
</tr>
</tbody>
</table>
Characteristics of Jitter Filters

Gen 1–2.5 Gb/S

In Figure 8 below, H1, H2, H3, the PLL Difference Function and Hcc are plotted for comparison, where these transfer functions are calculated using the jitter model parameters of Table 1.

Figure 8. Gen 1 Magnitude Bode Plot of Transfer Functions

![Bode Plot of Transfer Functions](image)

The composite transfer function in red has an effectively three zeros in the high pass response above 100kHz and two zeros below 10kHz. This high pass response means the system is relatively insensitive to low frequency Refclock modulation effects such as spread spectrum and switching power supply noise, which is usually at about 200kHz. The other take away from this plot is that noise sources in the 10MHz range undergo jitter amplification and therefore merit attention.

Inspection of Figure 8 above shows that the -3dB corners of the overall band pass system transfer function for the common clock architecture are at 1.2MHz to 21.9MHz. These are different from the 1.5MHz -3dB bandwidth of H2 and H3 and the 22MHz -3dB bandwidth of H3 as can be seen by inspection of Hcc. The pole positions of Hcc are the same as the pole positions of H1, H2 and H3. However, -3dB bandwidth is also determined by the transfer function zeros. The zero positions move due to the subtraction of the Tx embedded clock and the Rx sampling clock at the receive latch.
Gen 2–5.0 Gb/S

Figure 9. Gen2 High Band Magnitude Bode Plot, H1=8MHz w 3dB Peak, H2=16MHz w 3dB pk, H1 Transport Delay = 12nS

High band jitter transfer functions - Gen2  H1=8MHz BW 3dB pk, H2=16MHz BW 3dB pk

H1: Wn = 27.0805 MRad/S, DF = 0.54
H2: Wn = 54.0982 MRad/S, DF = 0.54
H3: Fn = 1.5MHz
Figure 10. Gen2 High Band Magnitude Bode Plot, $H_1=8\text{MHz}$ w 3dB Peak, $H_2=32.6\text{MHz}$ w 0.5dB pk, $H_1$ Transport Delay = 12nS

![Bode Plot Diagram]

- $H_1$: $\text{Wn} = 27.0805$ MRad/S, $\text{DF} = 0.54$
- $H_2$: $\text{Wn} = 54.0982$ MRad/S, $\text{DF} = 1.75$
- $H_3$: $F_n = 1.5\text{MHz}$

- $H1^*\exp(-s*12nS) - H2$
- $H3^*[H1^*\exp(-s*12nS) - H2]$

[Graph showing Bode plots with specified frequencies and transfer functions.]
Figure 11. Gen2 Low Band RefClock Difference Function, H1=8MHz w 3dB Peak, H2=16MHz w 3dB pk, H1 Transport Delay = 12nS

Low Band PLL Difference functions - Gen2  H1=8MHzBW 3dBpk, H2=16MHzBW 3dBpk

- H1: $W_n = 27.0805$ Mrad/s, DF = 0.54
- H2: $W_n = 54.0982$ Mrad/s, DF = 0.54

- $H_1 \exp(-s*12nS) - H_2$
- $H_3 [H_1 \exp(-s*12nS) - H_2] \ast \text{Step BPF} \ast \text{SSC LPF}$
Figure 12. Gen2 Low Band RefClock Difference Function, H1=8MHz w 3dB Peak, H2=32.6MHz w 0.5dB pk, H1 Transport Delay = 12nS

Low Band PLL Difference functions - Gen2

H1: \( W_n = 27.0805 \text{ MRad/s}, \text{ DF} = 0.54 \)

H2: \( W_n = 54.0982 \text{ MRad/s}, \text{ DF} = 1.75 \)
Figure 13. Gen3 High Band Magnitude Bode Plot, H1=2MHz w 2dB Peak, H2=5MHz w 0.01dB pk, H1 Transport Delay = 12nS

High band jitter transfer functions - Gen3  H1=2MHzBW 2dBpk, H2=5MHzBW .01dBpk

H1: Wn = 6.02 MRad/S, DF = 0.73
H2: Wn = 1.12 MRad/S, DF = 14
H3: Fn = 10MHz
Figure 14. Gen3 High Band Magnitude Bode Plot, H1=4MHz w 2dB Peak, H2=5MHz w 0.01dB pk, H1 Transport Delay = 12nS

High band jitter transfer functions - Gen3  H1=4MHzBW 2dBpk, H2=5MHzBW .01dBpk

H1: \( W_n = 12.04 \text{ M Rad/S}, \text{ DF} = 0.73 \)

H2: \( W_n = 1.12 \text{ M Rad/S}, \text{ DF} = 14 \)

H3: \( F_n = 10\text{MHz} \)
Figure 15. Gen3 Low Band RefClock Difference Function, H1=2MHz w 2dB Peak, H2=5MHz w 0.01dB pk, H1 Transport Delay = 12nS
Figure 16. Gen3 Low Band RefClock Difference Function, H1=4MHz w 2dB Peak, H2=5MHz w 0.01dB pk, H1 Transport Delay = 12nS

Low Band PLL Difference functions - Gen3  H1=4MHzBW 2dBpk, H2=5MHzBW .01dBpk

H1: Wn = 12.04 MRad/S, DF = 0.73
H2: Wn = 1.12 MRad/S, DF = 14
Appendix 1–Derivation of Equivalent Phase Transfer Function

Figure 17 is a diagram of a simplex link showing the timing PLLs and their phase transfer functions. The reference clock is typically running at 100MHz and the PLLs inside the serdes multiply the reference clock to the line bit rate. The Clock Recovery function, shown implemented as a phase interpolator because the actual clock frequency is common across the data link, adjusts the phase of the receiver Reference Clock to align it with the embedded clock in the Rx serial data. The eye closure function Y(s) is the difference between the phase difference between the center of the data and the rising edge of the receiver D Latch sampling clock. HLFF (s) is a single pole low pass filter in the Clock Recovery that generates a running average of the phase difference between the data embedded clock and the receiver reference clock. This averaged phase difference is added to the receiver reference clock to produce a latching clock at the receiver D clock port that is a half bit period delayed relative to the received data embedded clock in order to align the clock with the time center of each bit.

Figure 17. Phase Transfer Function Model for Common RefClock Architecture

\[
\begin{align*}
Y(s) & = X1(s)H1(s)e^{-sT} - \left[ (X1(s)H1(s)e^{-sT} - X1(s)H2(s))H_{LPF}(s) + X1(s)H2(s) \right] \\
Y(s)/X1(s) & = H1(s)e^{-sT} - \left[ (H1(s)e^{-sT} - H2(s))H_{LPF}(s) + H2(s) \right] \\
H_{CC}(s) & = \left[ (H1(s)e^{-sT} - H2(s)) - [H1(s)e^{-sT} - H2(s)]H_{LPF}(s) \right] \\
& = [1 - H_{LPF}(s)]\left[ H1(s)e^{-sT} - H2(s) \right] \\
& = H3(s)\left[ H1(s)e^{-sT} - H2(s) \right]
\end{align*}
\]
Several comments regarding this general model are in order.

1. H1 and H2 use equations for 2nd Order PLL's below:

\[ H_{PLL}(s) = \frac{2\xi\omega_n + \omega_n^2}{s^2 + 2\xi\omega_n + \omega_n^2} \]

Specific values for damping factor and natural frequency are required inputs for the jitter model.

2. The PCIe Reference Clock specification is defined in terms of H3(s), not HLPF(s). H3(s) is independent of the design details of the clock recovery function but does depend on the PCIe Generation.

3. The H1-H2 difference function below is important in its own right and is referred to by PCISIG as the PLL Difference Function. It is used instead of Hcc as the Refclock transfer function for the Low Band jitter model.

\[ PLL \text{ Difference Function} = H_{PLLDiff} = H1(s)e^{-\tau T} - H2(s) \]

or

\[ H_{PLLDiff} = H1(s) - H2(s)e^{-\tau T} \]

4. The PLL Difference function corresponds to the worst case mismatch between Tx and Rx PLLs for jitter modeling. Second order transfer functions are assumed, even though most PLL transfer functions are 3rd order or higher. Second order functions tend to yield a slightly conservative difference function vis-a-vis an actual PLL.

5. T is associated with either H1 or H2 depending on the Generation as below. For any given H1 and H2 pair, the noise equivalent bandwidth of Hcc is greatest when T is associated with the smallest bandwidth transfer function. Consider that the bandwidth of H2 is greater than H1. At a frequency in the transition band of H1, the H1 transfer function phasor will have a smaller magnitude and greater phase delay than the H2 transfer function. Therefore if the T phase delay is added to the H2 phasor, T will tend to phase align the H2 phasor to the H1 phasor and therefore reduce the vector difference of the two phasors. Conversely if T is added to the H1 phasor, it will increase the magnitude of the vector difference. This is true for all frequencies.

Proper selection of T to maximize the noise equivalent bandwidth is particularly important for Gen 3 because thirty combinations of H1 and H2 are specified by PCISIG. If T is assigned to the lowest bandwidth PLL function, the number of cases to be considered will be fifteen rather than thirty.

\[ H_{CC} = H3(s)\left[H1(s)e^{-\tau T} - H2(s)\right] \quad \text{Gen 1 and Gen 3} \]

\[ H_{CC} = H3(s)\left[H1(s) - H2(s)e^{-\tau T}\right] \quad \text{Gen 2 and Gen 3} \]

6. If the transport delay, T, is zero, then the PLL Difference Function behaves as a two pole high pass filter at low frequencies. However if T is non-zero, then the PLL Difference Function behaves as a single pole high pass. For the details of this, see Section, "Appendix 2–HPLLdiff Behavior at Low Frequencies".
Appendix 2–HPLLdiff Behavior at Low Frequencies

The frequency behavior of HPLLdiff can be understood by taking only the zero and first order terms of the McLaurin expansion for the transfer function of the delay T and taking the limit as $s \to s_0$, where $s_0$ is a low frequency, but not zero. The transfer functions have been frequency normalized to simplify the algebra.

$$H_{PLLdiff} = \frac{2 s_1 \zeta_1 + 1}{s_1^2 + 2 s_1 \zeta_1 + 1} - \frac{2 s_2 \zeta_2 + 1}{s_2^2 + 2 s_2 \zeta_2 + 1} \exp(-sT)$$

$$\approx \frac{2 s_1 \zeta_1 + 1}{s_1^2 + 2 s_1 \zeta_1 + 1} - \frac{2 s_2 \zeta_2 + 1}{s_2^2 + 2 s_2 \zeta_2 + 1}(1-sT)$$

$$= \left[ \frac{2 s_1 \zeta_1}{s_1^2 + 2 s_1 \zeta_1 + 1} - \frac{2 s_2 \zeta_2}{s_2^2 + 2 s_2 \zeta_2 + 1} \right] + \left[ \frac{1}{s_2^2 + 2 s_1 \zeta_1 + 1} - \frac{1}{s_2^2 + 2 s_2 \zeta_2 + 1} \right] - \frac{s T (2 s_2 \zeta_2 + 1)}{s_2^2 + 2 s_2 \zeta_2 + 1}$$

$$= \frac{N_{BP} + N_{LP}}{D} - \frac{s_2 \omega_2 T (2 s_2 \zeta_2 + 1)}{s_2^2 + 2 s_2 \zeta_2 + 1} \quad \text{where} \quad D = \left(s_1^2 + 2 s_1 \zeta_1 + 1\right)\left(s_2^2 + 2 s_2 \zeta_2 + 1\right)$$

$$N_{BP} = 2 s_1 \zeta_1 \left(s_2^2 + 2 s_2 \zeta_2 + 1\right) - 2 s_2 \zeta_2 \left(s_1^2 + 2 s_1 \zeta_1 + 1\right)$$

$$= 2 s_1 \zeta_1 \left(s_2^2 + 1\right) - 2 s_2 \zeta_2 \left(s_1^2 + 1\right) + 2 s_1 \zeta_1 2 s_2 \zeta_2 - 2 s_2 \zeta_2 2 s_1 \zeta_1$$

$$= 2 s_1 \zeta_1 \left(s_2^2 + 1\right) - 2 s_2 \zeta_2 \left(s_1^2 + 1\right)$$

$$N_{LP} = \left(s_2^2 + 2 s_1 \zeta_2 + 1\right) - \left(s_1^2 + 2 s_1 \zeta_1 + 1\right)$$

$$= s_2 \left(s_2 + 2 \zeta_2\right) - s_1 \left(s_1 + 2 \zeta_1\right)$$

$$N_{BP} + N_{LP} = \left[2 s_1 \zeta_1 \left(s_2^2 + 1\right) - 2 s_2 \zeta_2 \left(s_1^2 + 1\right)\right] + \left[2 s_1 \zeta_1 \left(s_2^2 + 1\right) - s_1 \left(s_1 + 2 \zeta_1\right)\right]$$

$$= 2 s_1 \zeta_1 s_2^2 + 2 s_1 \zeta_1 - 2 s_2 \zeta_2 s_1^2 + 2 s_1 \zeta_1 s_2^2 + 2 s_2 \zeta_2 - s_1^2 - 2 s_1 \zeta_1$$

$$= 2 s_1 \zeta_1 s_2^2 - 2 s_2 \zeta_2 s_1^2 + s_2^2 - s_1^2$$

$$= s_2^2 \left(2 s_1 \zeta_1 + 1\right) - s_1^2 \left(2 s_2 \zeta_2 + 1\right)$$

We now take the limit as $s \to s_0$. This also limits $s_1$ and $s_2$ to small values since these variables are just $s$ frequency scaled by the particular PLL natural frequency. The slope of the PLL Difference function follows.

$$\lim_{s \to s_0} H_{PLLdiff} = \lim_{s \to s_0} \frac{s_2^2 \left(2 s_1 \zeta_1 + 1\right) - s_1^2 \left(2 s_2 \zeta_2 + 1\right)}{D} - \frac{s_2 \omega_2 T \left(2 s_2 \zeta_2 + 1\right)}{s_2^2 + 2 s_2 \zeta_2 + 1}$$

$$= \lim_{s \to s_0} \frac{s_2 \omega_2 T \left(2 s_2 \zeta_2 + 1\right)}{s_2^2 + 2 s_2 \zeta_2 + 1} - \frac{s \omega_2 T \left(2 s_2 \zeta_2 + 1\right)}{s_2^2 + 2 s_2 \zeta_2 + 1}$$

$$= s_0 \omega_2 T$$

This last result shows that if $T$ is zero, then the PLL difference function behaves as if there are two zeros at the origin. If $T$ is non-zero, then the two zero response remains, but there is an additional one zero response that, by virtue of its larger amplitude at low frequencies, effectively suppresses the two zero response. At higher frequencies, but below the maximum of Hcc, the response behaves with either a 50dB/dec to 60 dB/dec slope depending on the peaking of the specific PLL transfer functions under consideration. When H3 and T are both included, Hcc behaves with a two zero response at low frequencies.
Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

5. Renesas Electronics products are classified according to the following two quality grades. "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

   * "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
   * "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2019 Renesas Electronics Corporation. All rights reserved.