Introduction
Choosing a crystal with the correct characteristics is one of the most critical steps in using a Voltage Controlled Crystal Oscillator (VCXO).

VCXO Crystal Selection
The crystal parameters affect the tuning range and accuracy of a VCXO. Below are the key variables and an example of using the crystal parameters to calculate the tuning range of the VCXO.

Figure 1. VCXO Oscillator Circuit

\[
\text{where} \\
V_C = \text{Control voltage used to tune frequency} \\
C_V = \text{Varactor capacitance, varies due to the change in voltage control} \\
C_{L1}/C_{L2} = \text{Load tuning capacitance used for fine tuning or centering nominal frequency} \\
C_{S1}/C_{S2} = \text{Stray Capacitance caused by pads, vias, and other board parasitics}
\]

Crystal Parameters Example

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>f_N</td>
<td>Frequency</td>
<td>Fundamental</td>
<td></td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>f_T</td>
<td>Frequency Tolerance</td>
<td></td>
<td>±20 ppm</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>f_S</td>
<td>Frequency Stability</td>
<td></td>
<td>±20 ppm</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C_L</td>
<td>Load Capacitance</td>
<td>Note 1</td>
<td>220</td>
<td>240</td>
<td>ppm</td>
<td></td>
</tr>
<tr>
<td>C_O</td>
<td>Shunt Capacitance</td>
<td>Note 1</td>
<td>4</td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>C_O/C_L</td>
<td>Pullability Ratio</td>
<td>Note 1</td>
<td>200</td>
<td></td>
<td>ppm</td>
<td></td>
</tr>
<tr>
<td>F_L,3OVT</td>
<td>3rd Overtone F_L</td>
<td>Note 1</td>
<td>200</td>
<td>200</td>
<td>ppm</td>
<td></td>
</tr>
<tr>
<td>F_L,3OVT_spurs</td>
<td>3rd Overtone F_L Spur</td>
<td>Note 1</td>
<td>200</td>
<td></td>
<td>ppm</td>
<td></td>
</tr>
<tr>
<td>ESR</td>
<td>Equivalent Series Resistance</td>
<td></td>
<td>20</td>
<td></td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>Aging @ 25 °C</td>
<td></td>
<td></td>
<td>±3 per year</td>
<td></td>
<td>ppm</td>
<td></td>
</tr>
</tbody>
</table>
Varactor Parameters

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Typical</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>CVLOW</td>
<td>Low Varactor Capacitance</td>
<td>15.4 (note 1)</td>
<td>pF</td>
</tr>
<tr>
<td>CVHIGH</td>
<td>High Varactor Capacitance</td>
<td>29.6 (note 1)</td>
<td>pF</td>
</tr>
</tbody>
</table>

Note 1: Refer to the device datasheet for recommended CVLOW and CVHIGH.

Formulas

\[
C_{\text{Low}} = \frac{(C_{L1} + C_{S1} + C_{V\_Low})(C_{L2} + C_{S2} + C_{V\_Low})}{(C_{L1} + C_{S1} + C_{V\_Low})(C_{L2} + C_{S2} + C_{V\_Low}) + (C_{L2} + C_{S2} + C_{V\_Low})}
\]

\[
C_{\text{High}} = \frac{(C_{L1} + C_{S1} + C_{V\_High})(C_{L2} + C_{S2} + C_{V\_High})}{(C_{L1} + C_{S1} + C_{V\_High})(C_{L2} + C_{S2} + C_{V\_High}) + (C_{L2} + C_{S2} + C_{V\_High})}
\]

- \(C_{\text{Low}}\) is the effective capacitance due to the low varactor capacitance, load capacitance and stray capacitance. \(C_{\text{Low}}\) determines the high frequency component on the TPR.
- \(C_{\text{High}}\) is the effective capacitance due to the high varactor capacitance, load capacitance and stray capacitance. \(C_{\text{High}}\) determines the low frequency component on the TPR.

Total Pull Range (TPR) = \[
\frac{1}{2 \cdot \frac{C_0}{C_1} \cdot \left(1 + \frac{C_{\text{Low}}}{C_0}\right)} - \frac{1}{2 \cdot \frac{C_0}{C_1} \cdot \left(1 + \frac{C_{\text{High}}}{C_0}\right)} \cdot 10^6
\]

Absolute Pull Range (APR) = Total Pull Range – \((\text{Frequency Tolerance} + \text{Frequency Stability} + \text{Aging})\)

Example Calculations

Using the tables and figures above, we can now calculate the TPR and APR of the VCXO using the example crystal parameters. For the numerical example below there were some assumptions made. First, the stray capacitance (\(C_{S1}, C_{S2}\)), which is all the excess capacitance due to board parasitic, is 4pF. Second, the expected lifetime of the project is 5 years; hence the inaccuracy due to aging is ±15ppm. Third, though many boards will not require load tuning capacitors (\(C_{L1}, C_{L2}\)), it is recommended for long-term consistent performance of the system that two tuning capacitor pads be placed into every design. Typical values for the load tuning capacitors will range from 0 to 4pF.

\[
C_{\text{Low}} = \frac{(0 + 4pF + 15.4pF)(0 + 4pF + 15.4pF)}{(0 + 4pF + 15.4pF)(0 + 4pF + 15.4pF) + (0 + 4pF + 15.4pF)} = 9.7pF
\]

\[
C_{\text{High}} = \frac{(0 + 4pF + 29.6pF)(0 + 4pF + 29.6pF)}{(0 + 4pF + 29.6pF)(0 + 4pF + 29.6pF) + (0 + 4pF + 29.6pF)} = 16.8pF
\]

\[
TPR = \frac{1}{2 \cdot 2.20 \cdot \left(1 + \frac{9.7pF}{4pF}\right)} - \frac{1}{2 \cdot 2.20 \cdot \left(1 + \frac{16.8pF}{4pF}\right)} \cdot 10^6 = 226.5 ppm
\]

\[
TPR = \pm 113.25 \text{ ppm}
\]

\[
APR = 113.25 \text{ ppm} - (20 ppm + 20 ppm + 15 ppm) = \pm 58.25 \text{ ppm}
\]

The example above will ensure a total pull range of ±113.25 ppm with an APR of ±58.25ppm. Many times, board designers may select their own crystal based on their application. If the application requires a tighter APR, a crystal with better pull-ability (\(C_{0}/C_1\) ratio) can be used. Also, with the equations above, one can vary the frequency tolerance, temperature stability, and aging or shunt capacitance to achieve the required pull-ability.
Recommended Vendors

Some of the Voltage controlled crystal oscillators devices from IDT require a pull-able crystal. There are VCXO’s designed by IDT which do not require a pull-able crystal. The Crystal parameters for the VCXO’s are in the datasheet. Most crystal manufactures, given the crystal specifications can manufacture a reliable crystal to work with IDT VCXO’s. If there are any comments or concerns, please contact IDT.
IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2020 Renesas Electronics Corporation. All rights reserved.