Introduction

This application note details the calculations required to set the registers of the IDT5P49V5901. For the device pin out, block
diagram, I2C interface, power up sequence, OTP programming and register map, please consult the IDT document
VersaClock 5® - 5P49V5901 Programming Guide.

PLL Pre-Divider Options

The reference presented to the fractional PLL can be either directly connected, divided by two or divided by the any value from
the range of three to 127 as set in the register Ref_Div[6:0]. The phase detector of the PLL has a maximum frequency of 50
MHz, therefore the default is to bypass the pre-divider by setting Bypss_prediv = 1. For the functionality of Sel_prediv2 and
bypss_prediv bits, see Figure 1.

Figure 1. PLL Pre-Divider Options

PLL Fractional Feedback Divider

The PLL feedback divider M is composed of a 12 bit integer portion, FB_intdiv[11:0] and a 24 bit fractional portion,
FB_frcdiv[23:0].

\[
M = \text{INT}(M) + \text{FRAC}(M) = \frac{F_{VCO}}{F_{REF2PLL}}
\]  

Convert FRAC(M) to hex with Eq.2 where ROUND2INT means to round to the nearest integer. The round-off error of M in ppm
is the VCO frequency error in ppm.

\[
FB_{frcdiv}[23:0] = \text{DEC2HEX}((\text{ROUND2INT}[2^{24} \cdot \text{FRAC}(M)])
\]  

Fractional Output Dividers and Spread Spectrum

Spread spectrum capability is contained within the Fractional-N output dividers associated with each output clock. When applied,
triangle wave modulation of any spread spectrum amount, SS%AMT, from ±0.25% to ±2.5% center spread and -0.5% to -5% down
spread between 30 and 63kHz may be generated, independent of the output clock frequency. Five variables define Spread
Spectrum in FODx (see Table 1).
To calculate the spread spectrum registers, first determine the value in decimal of the FOD output divider, \( N \), for the nominal output frequency without spread spectrum. The VCO frequency is divided by two to account for a fixed divide by 2 between the VCO output and the input to the FOD. Convert the integer portion into hex to define \( \text{ODx}_{\text{intdiv}} \).

\[
N(\text{dec}) = \text{INT}(N) + \text{FRAC}(N) = \frac{F_{\text{VCO}}}{2} \frac{1}{F_{\text{out}}}
\]

\[
\text{ODx}_{\text{intdiv}}[11:0] = \text{DEC2HEX}(\text{INT}(N))
\]

If no spread is to be applied to FODx (\( \text{ODx}_{\text{sscex}} = 0 \)) then \( \text{ODx}_{\text{period}} \) and \( \text{ODx}_{\text{step}} \) registers are Don’t Care and it is permissible to skip to Eq. 9. Convert \( \text{FRAC}(N) \) to 30 bits in accordance with Eq. 10.

When the \( \text{ODx}_{\text{period}} \) and \( \text{ODx}_{\text{step}} \) registers are calculated below, \( \text{ODx}_{\text{period}} \) and \( \text{ODx}_{\text{step}} \) are explicitly set to 0 if \( \text{ODx}_{\text{sscex}} = 0 \). This is done for reasons of style, it reinforces the fact that there is no spread spectrum invoked when \( \text{ODx}_{\text{sscex}} = 0 \). If down spread is to be turned on by just setting \( \text{ODx}_{\text{sscex}} = 1 \), then \( \text{ODx}_{\text{period}} \) and \( \text{ODx}_{\text{step}} \) must be calculated and registered. See Eq. 9 to see why changing only \( \text{ODx}_{\text{sscex}} \) works only for down spread.

Consider one cycle of down spread triangular modulation; the output divider, \( N \), is ramped up linearly from the non-spread value of \( N \) followed by a linear ramp back down to the non-spread value of \( N \). \( N \) is always greater than or equal to the non-spread value of \( N \), therefore the output frequency is always less than or equal to the non-spread frequency.

As normally defined, \( \text{ODx}_{\text{period}} \) (dec) would be \( 1/\text{Fss} \), but the modulation period is defined instead as \( \frac{1}{2}*1/\text{Fss} \) for the most direct calculation of \( \text{ODx}_{\text{step}} \) as will be seen below. An added benefit is that the up ramp and the down ramp are guaranteed to be symmetric. Note that \( \text{ODx}_{\text{period}} \) does not have units of time; it is the dimensionless number of \( \text{Fout} \) periods that fit in a half period of \( \text{Fss} \).

\[
\text{ODx}_{\text{period}}(\text{dec}) = \begin{cases} 
0 & \text{if } \text{sscex} = 0 \\
\frac{F_{\text{OUT}}}{2 \cdot F_{\text{SS}}} & \text{if } \text{sscex} = 1
\end{cases}
\]

\[
\text{ODx}_{\text{period}}[12:0] = \text{DEC2HEX}((\text{ROUND2INT}((\text{ODx}_{\text{period}}(\text{dec})))))
\]
Calculate the step size.

\[ ODx\_step(\text{dec}) = \begin{cases} 0 & \text{if } ssce = 0 \\ \frac{SS\%AMT/100 \times N}{ODx\_period} & \text{if } ssce = 1 \end{cases} \] (7)

\[ ODx\_step[23:0] = \text{DEC2HEX(ROUND2INT}(2^{24} \times ODx\_step(\text{dec}))) \] (8)

Since the spread spectrum ramp as implemented only decreases the frequency of FOUT, then the actual offset for down spread is zero. But if the spread is to be centered, an offset equal to half the peak modulation, SS\%AMT * N, is to be subtracted from the value of FRAC(N).

\[ ODx\_offset(\text{dec}) = \begin{cases} \text{FRAC}(N) & \text{if } ssce = 0 \text{ or Down spread} \\ \text{FRAC}(N) - \frac{SS\%AMT/100 \times N}{2} & \text{if } ssce = 1 \text{ and Center spread} \end{cases} \] (9)

\[ ODx\_offset[29:0] = \text{DEC2HEX(ROUND2INT}(2^{24} \times ODx\_offset(\text{dec}))) \] (10)

If FRAC(N) is a small positive value, it is possible that after the center spread offset is subtracted ODx\_offset will be negative. In this case, retain only the lower 30 bits of the 32 bit hex value and assign them to ODx\_offset[29:0].

In this manner it can be seen that ODx\_offset is the value of FRAC(N), appropriately adjusted should center spread be enabled.
Skew

Skew is not implemented with a parallel load of the count of the output divider as is commonly done with non-fractional divides. Instead, skew is accomplished by increasing the value of the fractional output divider for only the very first clock cycle. The divide is increased by the number of VCO cycles required to delay the completion of the first output clock cycle by the desired skew. For the second and all subsequent output cycles, hardware changes the output divider to the value for the proper steady state output frequency.

To illustrate, suppose there are two output clocks defined as four cycles of $Fvco/2$ per FOD output clock cycle, that is $N=4$. OUT2 is to be delayed by 90 degrees relative to OUT1 and the power on reset phase aligns the output clocks out of reset.

Table 2: OUT1 and OUT2 Clock Cycle Duration Measured in $Fvco/2$ Cycles

<table>
<thead>
<tr>
<th></th>
<th>FOD Cycle 1</th>
<th>FOD Cycle 2</th>
<th>FOD Cycle 3</th>
<th>FOD Cycle n</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT1</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>OUT2</td>
<td>5</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
</tbody>
</table>

The integer and fractional components of skew are calculated as follows.

\[
INT(Skew)(dec) = INT \left( \left[1 + \frac{\text{Degrees of Skew}}{360}\right] \times N \right) - INT(N)
\]

(11)

\[
OODx_intskew[11:0] = \text{DEC2HEX}(INT(Skew))
\]

(12)

\[
FRAC(Skew)(dec) = \left[1 + \frac{\text{Degrees of Skew}}{360}\right] \times N - INT(N) - INT(skew)
\]

(13)

\[
OODx_frcskeW[5:0] = \text{DEC2HEX}(INT \left[2^6 \times FRAC(Skew)\right])
\]

(14)
IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas’ products are provided only subject to Renesas’ Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.