Introduction

This application note provides details on how to program the frequency for the IDT 8T49N24X devices.

Overview

Programming the frequency inputs and outputs for the 8T49N24x devices involves three main steps:

1. Calculate the possible output dividers and choose the highest value. This establishes the VCO frequency.
2. Based on the ratio between the VCO frequency and Crystal/XO frequency, calculate the upper loop feedback divider settings.
3. If the device is operating in jitter attenuator mode, calculate the reference clock lower loop feedback divider settings.
4. Optionally, use the register settings to calculate the actual output frequency. Compare that result to the target frequency.

Jitter Attenuator vs Synthesizer Mode

- **Synthesizer mode** generates output frequencies directly from the crystal or XO input. Any error in the frequency will be passed on to the outputs, so a 10ppm crystal error would result in a 10ppm output frequency error.

- **Jitter attenuator mode** uses an input reference frequency to correct any error in the crystal/XO frequency by adjusting the VCO frequency. The output frequencies, derived from the VCO frequency, then have the same error as the input reference.

When the device is used in jitter attenuator mode, steps 1 through 3 are all necessary. When the device is used in synthesizer mode, only steps 1 and 2 apply. Step 4 is only used to calculate the expected output error for reference.

The 8T49N241 and 8T49N242 devices both have an integer output divider for Q0. However, the 8T49N241 has fractional output dividers for outputs Q1-Q3, whereas the 8T49N242 has all integer dividers for outputs Q0-Q3. For the working example that follows, an 8T49N241 device will be used, with the following configuration:

<table>
<thead>
<tr>
<th>Clock Input/Output</th>
<th>Frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Crystal Input</td>
<td>38.88</td>
</tr>
<tr>
<td>Reference Clock Input</td>
<td>25</td>
</tr>
<tr>
<td>Q0 Output</td>
<td>125</td>
</tr>
<tr>
<td>Q1 Output</td>
<td>156.25</td>
</tr>
</tbody>
</table>
1: Calculate the Output Dividers

The first step in creating the desired outputs is to solve for the VCO frequency, and calculate the output dividers. Both types of output dividers create an output frequency based on the VCO output frequency, and divide it down by either an integer or fractional number. The divider output frequency is given as:

\[ F_{\text{out}} = \frac{F_{\text{VCO}}}{N} \]

where \( N \) is either an integer or fractional number.

**Integer Divider Calculation:**

The integer dividers create an output frequency that is an integer fraction of the VCO output frequency. There are two stages to the integer output dividers, such that in the above equation:

\[ N = NS1 \times NS2 \]

where

\[ NS1 = \div 5, \div 6, \text{ or } \div 4 \]

(Note: The actual NS1 register contains 0, 1, or 2 for the values shown above)

and

\[ NS2 = \div 1, \text{ or } \div (2 \times n) \text{ with } n = 1 \text{ to } 2^{16} \]

(Note: The actual NS2 register contains 0 for \( \div 1 \) or the \( n \) value above)

The valid VCO range is 3000–4000MHz, meaning that divider values that would require a VCO frequency outside of this range in order to produce the desired output, would be invalid. In order to obtain the range of valid output dividers, the VCO max and min frequencies are divided by the output frequency. Thus, for the integer output Q0, the range is between:

\[ N = \text{floor}(VCO_{\text{max}}/F_{\text{out}}) = \text{floor}(4000/125) = 32 \]
\[ N = \text{ceil}(VCO_{\text{min}}/F_{\text{out}}) = \text{ceil}(3000/125_{\text{min}}) = 24 \]

This gives us the overall divider value ranges. However, since there are two stages, the individual stages must then be found. Since the first stage can only take values of 4, 5, and 6, and the second stage can only take on values of 1 or a multiple of 2, many numbers in the range found above may not be possible. The following combinations of NS1 and NS2 fall into the above range, and are listed along with the resulting VCO frequencies:

<table>
<thead>
<tr>
<th>NS1</th>
<th>NS2</th>
<th>N</th>
<th>VCO Freq (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>4</td>
<td>24</td>
<td>3000</td>
</tr>
<tr>
<td>4</td>
<td>6</td>
<td>24</td>
<td>3000</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
<td>30</td>
<td>3750</td>
</tr>
<tr>
<td>4</td>
<td>8</td>
<td>32</td>
<td>4000</td>
</tr>
</tbody>
</table>

For this example, we'll pick the 4000MHz VCO solution. If more integer dividers were being used (i.e. in the '242 device), the solutions for the other integer dividers must be found and a common VCO frequency must exist. If no solution works for all the integer dividers, the '241 may be necessary to produce all output frequencies.

**Fractional Divider Calculation:**

The fractional dividers create an output frequency that can be any fraction of the VCO frequency from 6.0 and 524287.99..., and can be produced with a resolution of at least 1.24 parts per billion or better (depending on the integer value used). Since the divider can produce almost any desired output frequency, the integer dividers should be first used to find the list of VCO frequencies that can be used to produce all the desired output frequencies. However, performance is normally best on a fractional divider when it takes on an integer value, or has a fraction of 0.5.
The divider ratio is composed of an integer and a fractional component, so the divider value \( N \) is:

\[
N = 2 \times \left( N_{\text{INT}} + \frac{N_{\text{FRAC}}}{2^{28}} \right)
\]

where \( N_{\text{INT}} \geq 3 \) to 262144, and \( N_{\text{FRAC}} = 0 \) to \( 2^{28} - 1 \).

To find the \( N_{\text{INT}} \) and \( N_{\text{FRAC}} \) values, we first solve for \( N_{\text{INT}} \):

\[
N_{\text{INT}} = \text{floor}\left(\frac{F_{\text{VCO}}}{2 \times F_{\text{out}}}\right)
\]

The fractional part can then be found:

\[
N_{\text{FRAC}} = \text{round}\left(\left\{\frac{F_{\text{VCO}}}{2 \times F_{\text{out}}} - N_{\text{INT}}\right\} \times 2^{28}\right)
\]

For the example above, there is one fractional divider output on Q1 of 156.25MHz. The divider values are:

\[
N_{\text{INT}} = \text{floor}\left(\frac{4000}{2 \times 156.25}\right) = \text{floor}(12.8) = 12
\]

\[
N_{\text{FRAC}} = \text{round}\left(\{4000/(2 \times 156.25) - 12\} \times 2^{28}\right) = \text{round}(214748364.8) = 214748365
\]

In this example, picking the 3750MHz VCO frequency would have allowed for a fractional divider value of 30, which would be expected to have better phase noise performance.

2: Calculate the PLL Feedback Dividers

After the VCO frequency has been picked and the output divider values have been found, the PLL feedback divider values may be calculated. The PLL feedback dividers take the input frequency and effectively multiply it by the divider value to produce a higher output frequency on the VCO. The 8T49N241 and 8T49N242 have identical functionality for this process. The first step is to find the PLL input frequency. This is given by the crystal or crystal oscillator input frequency, which is typically multiplied by 2 by the on-chip doubler (recommended as long as the resulting frequency is <=125MHz). For this example, the input is a 38.88MHz crystal, so with the doubler enabled the PLL input is:

\[
F_{\text{IN}} = 2 \times 38.88MHz = 77.76MHz
\]

The VCO output frequency is given by:

\[
F_{\text{VCO}} = F_{\text{IN}} \times N
\]

where \( N \) is a fractional divider that operates similarly to the fractional output divider, and can be any fraction between 24.0 to 512.99... with a resolution of 19.9 parts per billion or better (depending on the integer value used):

\[
N = DSM_{\text{INT}} + \frac{DSM_{\text{FRAC}}}{2^{21}}
\]

where \( DSM_{\text{INT}} \geq 24 \) to 512, and \( DSM_{\text{FRAC}} = 0 \) to \( 2^{21} - 1 \)

The integer and fractional portions are solved in a similar manner to the fractional output dividers:

\[
DSM_{\text{INT}} = \text{floor}(F_{\text{VCO}}/F_{\text{IN}})
\]

\[
DSM_{\text{FRAC}} = \text{round}\left(\{F_{\text{VCO}}/F_{\text{IN}} - DSM_{\text{INT}}\} \times 2^{21}\right)
\]

For the example above, \( F_{\text{IN}} = 77.76 \) and \( F_{\text{VCO}} = 4000MHz \), so:

\[
DSM_{\text{INT}} = \text{floor}(4000/77.76) = \text{floor}(51.440329218107) = 51
\]

\[
DSM_{\text{FRAC}} = \text{round}\left(\{4000/77.76 - 51\} \times 2^{21}\right) = \text{round}(923437.300411531) = 923437
3: Calculate the PLL Lower Loop (Reference Input) Dividers

This step is only required if the device is operating in Jitter Attenuator mode, and corrects the VCO output frequency by using one of the reference clock inputs. The lower loop effectively adjusts the PLL feedback divider value to compensate for the error in the input frequency, which is calculated using the reference clock as a basis. The VCO and the reference clock both contain integer dividers that divide the clocks down to a lower frequency. The divider values for each should be picked such that the nominal divider outputs for both are the exactly the same. And deviation from the nominal value on the input frequency (e.g. a crystal or crystal oscillator error) will therefore be corrected by the reference clock input, which is assumed to be much more accurate.

The output dividers’ frequency is called the phase frequency detector frequency, and is given by:

\[ F_{\text{PFD}} = \frac{F_{\text{REF}}}{\text{PRE}} = \frac{F_{\text{VCO}}}{M1}, \text{ with } F_{\text{PFD}} \geq 8\text{kHz to 8MHz} \]

where \( F_{\text{REF}} \) is the reference input frequency, \( \text{PRE} \) is the reference input integer divider value, and \( M1 \) is the VCO integer divider. The range should be within 8kHz to 8MHz. A value of around 128kHz is typically used. For close-in noise performance below 1kHz offset, values below 100kHz should be avoided.

For the example, \( F_{\text{REF}} = 25\text{MHz} \) and \( F_{\text{VCO}} = 4000\text{MHz} \). A common frequency would be:

\[ F_{\text{PFD}} = 0.127551020408163\text{MHz}, \text{ obtained with } \text{PRE}=196 \text{ and } M1=31360 \]

The 8T49N241 and 8T49N242 devices contain two separate reference clock inputs, which provide a backup reference clock in case the primary clock is lost. Each reference clock has its own \( \text{PRE} \) and \( M1 \) dividers, so the above process needs to be repeated for each reference clock that is used.

4: Calculate the Output Frequency Error

The error in the output frequency can come from one of two sources, the first of which depends on whether the device is operating in Jitter Attenuator or Synthesizer mode.

Synthesizer Mode:

In Synthesizer mode, the VCO error comes from the input clock error, combined with any PLL rounding error. In the above example, if the reference input was not used and the 38.88MHz crystal input had a relative error of -1 parts per million, the VCO error would be:

\[ F_{\text{VCO}} = F_{\text{IN}} \times \text{relative_error} \times \text{Doubler} \times \left( D_{\text{INT}} + \frac{D_{\text{FRAC}}}{2^{21}} \right) \]

\[ = 38.88\text{MHz} \times (1 - 1^{-6}) \times 2 \times \left( 51 + \frac{923437}{2^{21}} \right) = 3999.959988612\text{MHz} \]

This is a relative error of -1.003 parts per million.

Jitter Attenuator Mode:

In Jitter Attenuator mode, the VCO error is typically dominated by the reference input clock error, but a slight frequency mismatch or rounding error can also contribute to a small deviation in the desired VCO output frequency. The VCO output error is equal to the relative error in the \( F_{\text{PFD}} \) frequencies. In the above example, if the relative error in the 25MHz reference input is +5 parts per billion, the resulting frequency is:

\[ F_{\text{REF}}/\text{PRE} = (25\text{MHz} \times \text{relative_error})/196 = 25\text{MHz} \times (1 + 5 \times 10^{-9}) = 25.000000125\text{MHz} \]

The VCO output will therefore be adjusted to:

\[ F_{\text{VCO}} = 5.000000125\text{MHz} \times \frac{31360}{196} = 4000.000002\text{MHz} \]

This is a relative error of 5 parts per billion, the same as the reference input clock error.
Output Divider:

The last source of error, common to both modes, is a rounding error in the output dividers. Using the Jitter Attenuator error calculated above, the output frequencies after the output dividers are:

\[ Q_0 = \frac{F_{VCO}}{(NS1 \times NS2)} = \frac{4000.00002MHz}{(4 \times 8)} = 125.000000625MHz \]

(Relative error = 5 parts per billion)

\[ Q_1 = \frac{F_{VCO}}{(2 \times (N_{INT} + N_{FRAC}/2^{28}))} = \frac{4000.00002MHz}{(2 \times (12 + 214748365/2^{28}))} \]

\[ = 156.250000772155MHz \]

(Relative error = 4.94 parts per billion)

In some Synthesizer mode cases, a smaller error may be required, and may be obtained if knowledge of the crystal / crystal oscillator error is available (i.e. through temperature characterization, etc). In these cases, the PLL may be placed in Manual Override mode, so that the feedback dividers may be manually adjusted via the I2C interface to compensate for the input error. Fine-tuning of the PLL is also available if errors below the PLL feedback divider's granularity are required. These cases are covered in the document titled “8T49N24x Frequency Tuning”.
IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2020 Renesas Electronics Corporation. All rights reserved.