Introduction

The procedure below enables the user to calibrate the device to a proper VCO band that will guarantee functionality over the full temperature range of the device. That band will then be programmed into the OTP. Certain conditions are required to properly program the device.

In-System VersaClock 5 / VersaClock 6 OTP Non-Volatile Programming via I2C

1. Conditions: Ambient temperature 25°C, 3.3V. For any other conditions, contact IDT.

2. Procedure:
   a. Power-up the device
   b. Write all relevant bits to the device to program PLL, FOD and output types
   c. Provide a reference clock to the IC corresponding to the configuration.
   d. Specific bits need to be set:
      • Set VCO Monitoring in address x1D, bit[1] to “0”
      • Set “AFC Enable” bit in address x16, bit[3] to “0”
      • Set Test mode bit in register 0x11 (bit[5]) to “0”
   e. Perform VCO Calibration:
      • Toggle bit[7] in 0x1C by writing the bit to 0 then 1 and then back to 0. Final state of the bit should be 0.
      • Wait 100 ms
      • Read band in I2C register 0x99 bit[7:3]
         (read only register located in the factory programmable section of the RAM)
      • The value read from register 0x99 has to be different from 0 or 23. If this is not the case then repeat the Calibration step.
      • Write the content of the I2C register 0x99 bit[7:3] to the bits bit[4:0] into register 0x11.
   f. Programming the OTP

Before programming the OTP, change Test mode bit in register 0x11 (bit[5]) to “1” to force the chip to run the band number written previously in bits[4:0].

Now program the OTP by following the steps on page 5 of the VersaClock 5 Family Register Descriptions and Programming Guide or the VersaClock 6 Family Register Descriptions and Programming Guide.
VersaClock 5 / VersaClock 6 Volatile Programming via I2C

The procedure below enables the user to calibrate the device to a proper VCO band that will guarantee functionality over the full temperature range of the device. Certain conditions are required to properly calibrate the VCO.

1. Conditions: Ambient temperature 25°C, 3.3V. For any other conditions, contact IDT.

2. Procedure:
   a. Power-up the device
   b. Write all relevant bits to the device to program PLL, FOD and output types
   c. Provide a reference clock to the IC corresponding to the configuration written in point b.
   d. Specific bits need to be set:
      • Set VCO Monitoring in address x1D, bit[1] to “0”
      • Set Test mode bit in register 0x11 (bit[5]) to “0”
   e. Perform VCO Calibration:
      f. Toggle bit[7] in 0x1C by writing the bit to 0 then 1 and then back to 0. Final state of the bit should be 0.
         • Wait 100 ms
IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas’ products are provided only subject to Renesas Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0  Mar 2020)

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.