Introduction

This document outlines the differences between the Tsi148 and the Universe II (CA91C142D) VME bridge devices. It is intended to aid designers with assessing the feasibility of migrating a Tsi148 based design to one that uses a Universe II.

Feature Comparison

Table 1: Feature Comparison

<table>
<thead>
<tr>
<th>Feature</th>
<th>Tsi148</th>
<th>Universe IID (CA91C142D)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PCI/X Bus Standards</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCI Rev. 2.2 support</td>
<td>33–66 MHz</td>
<td>33 MHz</td>
</tr>
<tr>
<td>PCI-X Rev 1.0b support</td>
<td>50–133 MHz</td>
<td>Not supported</td>
</tr>
<tr>
<td>PCI I/O voltage</td>
<td>3.3V</td>
<td>5V</td>
</tr>
<tr>
<td>PCI bus width</td>
<td>64-bit</td>
<td>64-bit</td>
</tr>
<tr>
<td><strong>VMEbus Standards</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Compliant with VME64 VITA 1-1994</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Compliant with VME64 Extensions VITA 1.1-1997</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Compliant with 2eSST Standard VITA 1.5-2003</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td><strong>VME Slave Interface</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Responds to address modes</td>
<td>A16, A24, A32, A64, CR/CSR</td>
<td>A16, A24, A32, CR/CSR, User AM codes</td>
</tr>
<tr>
<td>Responds to protocols</td>
<td>SCT, BLT, MBLT, 2eVME, 2eSST</td>
<td>SCT, BLT, MBLT</td>
</tr>
<tr>
<td>Supports data sizes</td>
<td>D8, D16, D32, D64</td>
<td>D8, D16, D32, D64</td>
</tr>
<tr>
<td>FIFO</td>
<td>Exclusive 4K buffer for posted writes, multi-transaction queuing Exclusive 2K buffer for reads</td>
<td>One 4K buffer for posted writes and prefetch read transactions from VME to PCI</td>
</tr>
<tr>
<td>Slave images</td>
<td>8 images 16 bytes to 64K granularity</td>
<td>8 images 4K to 64K granularity</td>
</tr>
<tr>
<td>Block read prefetching capability</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Programmable Virtual FIFO size for inbound pre-fetch reads</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>VME64 RETRY capability</td>
<td>Fully compliant</td>
<td>No</td>
</tr>
</tbody>
</table>
### VME Master Interface

<table>
<thead>
<tr>
<th>Feature</th>
<th>Tsi148</th>
<th>Universe IID (CA91C142D)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Generates address modes</td>
<td>A16, A24, A32, A64, CR/CSR, User AM Codes</td>
<td>A16, A24, A32, User AM Codes</td>
</tr>
<tr>
<td>Can generate protocols</td>
<td>SCT, BLT, MBLT, 2eVME, 2eSST</td>
<td>SCT, BLT, MBLT</td>
</tr>
<tr>
<td>Can generate data sizes</td>
<td>D8, D16, D32, D64</td>
<td>D8, D16, D32, D64</td>
</tr>
<tr>
<td>FIFO</td>
<td>Two exclusive 4K buffers for posted writes; Two exclusive 4K buffers for prefetch reads</td>
<td>One 4K buffer for posted writes and prefetch read transactions from PCI to VME</td>
</tr>
<tr>
<td>VME64 RETRY capability</td>
<td>Fully compliant</td>
<td>No</td>
</tr>
</tbody>
</table>

### PCI Target Interface

<table>
<thead>
<tr>
<th>Feature</th>
<th>Tsi148</th>
<th>Universe IID (CA91C142D)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supports 32/64-bit addressing</td>
<td>Yes</td>
<td>No (only 32-bit addressing)</td>
</tr>
<tr>
<td>Supports 32/64-bit data transfers</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>FIFO</td>
<td>Exclusive 4K buffer for posted writes, multi-transaction queuing Exclusive 4K buffer for PCI-X reads, multi-transaction queuing. 512 byte buffer for conventional PCI reads</td>
<td>One 4K buffer for posted writes and prefetch reads for PCI to VME transactions</td>
</tr>
<tr>
<td>Slave images</td>
<td>8 images, 64K granularity</td>
<td>8 images, 4K to 64K granularity</td>
</tr>
<tr>
<td>Responds to PCI I/O cycles</td>
<td>No</td>
<td>Yes</td>
</tr>
</tbody>
</table>

### PCI Master Interface

<table>
<thead>
<tr>
<th>Feature</th>
<th>Tsi148</th>
<th>Universe IID (CA91C142D)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supports 32/64-bit addressing</td>
<td>Yes</td>
<td>No (only 32-bit addressing)</td>
</tr>
<tr>
<td>Supports 32/64-bit data transfers</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Supports 32/64-bit address/data</td>
<td>Yes</td>
<td>No (supports 64-bit data, 32-bit addressing)</td>
</tr>
<tr>
<td>FIFO</td>
<td>Exclusive 4K buffer for posted writes, multi-transaction queuing Exclusive 4K buffer for PCI-X reads, multi-transaction queuing. 512 byte buffer for conventional PCI reads</td>
<td>One 4K buffer for posted writes and prefetch read transactions from VME to PCI</td>
</tr>
<tr>
<td>Generates PCI I/O cycles</td>
<td>No</td>
<td>Yes</td>
</tr>
</tbody>
</table>

### DMA Capabilities

<table>
<thead>
<tr>
<th>Feature</th>
<th>Tsi148</th>
<th>Universe IID (CA91C142D)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channels</td>
<td>Two, independent</td>
<td>One</td>
</tr>
<tr>
<td>Modes of operation</td>
<td>Two (direct, linked-list)</td>
<td>Two (direct, linked-list)</td>
</tr>
<tr>
<td>FIFO</td>
<td>Two exclusive 8K byte buffers, one for each channel</td>
<td>One 4K buffer</td>
</tr>
<tr>
<td>Transfer sizes supported</td>
<td>1 byte to 4GB</td>
<td>1 byte to (16MB–1byte)</td>
</tr>
</tbody>
</table>
### Table 1: Feature Comparison (Continued)

<table>
<thead>
<tr>
<th>Feature</th>
<th>Tsi148</th>
<th>Universe IID (CA91C142D)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capabilities to control VME bandwidth allocated to DMA</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Interrupts</td>
<td>Done, Halted, Error conditions</td>
<td>Done, Halted, Error conditions</td>
</tr>
<tr>
<td>DMA direction</td>
<td>PCI-to-VME, VME-to-PCI, VME-to VME, PCI-to-PCI</td>
<td>PCI-to-VME, VME-to-PCI</td>
</tr>
</tbody>
</table>

#### System Controller Capabilities

<table>
<thead>
<tr>
<th>Feature</th>
<th>Tsi148</th>
<th>Universe IID (CA91C142D)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arbitration modes</td>
<td>PRI, RR</td>
<td>PRI, RR</td>
</tr>
<tr>
<td>Arbiter request modes</td>
<td>Fair, Normal (Demand)</td>
<td>Fair, Normal (Demand)</td>
</tr>
<tr>
<td>Arbiter release modes</td>
<td>RWD, ROR, ROC, RWD@REQ</td>
<td>ROR, RWD</td>
</tr>
<tr>
<td>Arbitration request levels</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Bus timer</td>
<td>8–2048 µs</td>
<td>16–1024 µs</td>
</tr>
<tr>
<td>System clock driver (16MHz)</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>IACK daisy-chain driver</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>SYSRESET driver</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Configuration</td>
<td>Power-up option, auto system controller method</td>
<td>Power-up option, auto system controller method</td>
</tr>
</tbody>
</table>

#### Register Access Support

<table>
<thead>
<tr>
<th>Feature</th>
<th>Tsi148</th>
<th>Universe IID (CA91C142D)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCI Configuration Space 0x0–0xFF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Access from PCI</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCI Configuration cycles, Memory cycles</td>
<td></td>
<td></td>
</tr>
<tr>
<td>through PCI BAR image</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCI Configuration Space 0x0–0xFF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Access from VME</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Special combined register group image (any AM code), A24 CR/CSR AM code</td>
<td></td>
<td>A16/A24/A32 cycles through register image, or A24 CR/CSR AM code</td>
</tr>
<tr>
<td>Extended Register Space 0x100–0xFFF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Access from PCI</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCI Memory through PCI BAR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Extended Register Space 0x100–0xFFF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Access from VME</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Special Combined register group image (any AM code), A24 CR/CSR AM code</td>
<td></td>
<td>A16/A24/A32 cycles through register image, or A24 CR/CSR AM code</td>
</tr>
<tr>
<td>CR/CSR support</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>CR/CSR Base Address Configuration</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Auto Slot ID, Geographical Addressing</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Exclusive Access Support

<table>
<thead>
<tr>
<th>Feature</th>
<th>Tsi148</th>
<th>Universe IID (CA91C142D)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Generation of VMEbus RMW</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Generation of VME LOCK</td>
<td>Yes (DWB/DHB)</td>
<td>Yes (VOWN bit)</td>
</tr>
<tr>
<td>Response to VMEbus RMW</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Generation of PCI LOCK#</td>
<td>No</td>
<td>Yes</td>
</tr>
</tbody>
</table>
Table 1: Feature Comparison (Continued)

<table>
<thead>
<tr>
<th>Feature</th>
<th>Tsi148</th>
<th>Universe IID (CA91C142D)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Response to PCI LOCK#</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Semaphores</td>
<td>8 x 8-bit</td>
<td>8 x 8-bit</td>
</tr>
<tr>
<td><strong>VME Interrupt Generation Capabilities</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Levels</td>
<td>IRQ[7:1]</td>
<td>IRQ[7:1]</td>
</tr>
<tr>
<td>Sources</td>
<td>Software - Register access</td>
<td>Software - Register access, Local interrupt inputs, various internal events</td>
</tr>
<tr>
<td>Release mode</td>
<td>ROAK</td>
<td>RORA, except software interrupts are ROAK</td>
</tr>
<tr>
<td>Can map VME interrupts to PCI</td>
<td>Yes (P_INTA–P_INTD)</td>
<td>Yes (8 local interrupts)</td>
</tr>
<tr>
<td>Can generate VMEbus interrupts via a PCI hardware interrupt</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td><strong>PCI Interrupt Generation Capabilities</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCI interrupts</td>
<td>4</td>
<td>8</td>
</tr>
<tr>
<td>Sources</td>
<td>ACFAIL, SYSFAIL on VMEbus, VMEbus IRQ[7:1], and various internal events</td>
<td>ACFAIL, SYSFAIL on VMEbus, VMEbus IRQ[7:1], and various internal events</td>
</tr>
<tr>
<td><strong>VMEbus Interrupt Handler Capabilities</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Interrupt acknowledge registers</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>IACK cycle support</td>
<td>8, 16, and 32-bit IACK cycles</td>
<td>8-bit IACK cycles</td>
</tr>
<tr>
<td><strong>Additional Features</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Error logging register for PCI and VME transactions</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td><strong>Mechanical/Electrical/Environmental Features</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Packages</td>
<td>27 X 27 mm 456 PBGA, 1.0 mm ball pitch</td>
<td>35 x 35 mm 313 PBGA, 1.27 mm pitch</td>
</tr>
<tr>
<td>Power supplies</td>
<td>1.8V Core</td>
<td>5V</td>
</tr>
<tr>
<td></td>
<td>3.3V I/O</td>
<td></td>
</tr>
<tr>
<td>Power dissipation</td>
<td>2.0W worst case</td>
<td>3.2W worst case</td>
</tr>
<tr>
<td>I/O levels</td>
<td>PCI/X 3.3V (not 5V tolerant)</td>
<td>VME 3.3V (not 5V tolerant with few exceptions)</td>
</tr>
<tr>
<td>Temperature</td>
<td>Commercial: 0°C to 70°C</td>
<td>Commercial: 0°C to 70°C</td>
</tr>
<tr>
<td></td>
<td>Industrial: -40°C to 85°C</td>
<td>Industrial: -40°C to 85°C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Extended: -55°C to 125°C</td>
</tr>
</tbody>
</table>
Performance Comparison

The following performance numbers were based on device-level simulation with the following system configuration:

- **PCI Bus Configuration:**
  - Bus arbiter was parked on the Tsi148 and Universe II
  - The target was configured for fast decode (that is, 1 clock cycle response)

- **VME Bus Configuration:**
  - VME slaves were configured to respond with the minimum response time
  - Arbitration delay in each system was ~80 ns (bus request assertion to bus busy assertion)
  - VME Transceiver delays of approximately 5 ns were accounted for in the simulation environment

VME Slave Access Measurement

- Write cycles – Initial VME AS assertion to final DTACK negation following the last data phase. Initial VME AS assertion to final PCI TRDY negation following the last data phase.
- Read cycles – Initial VME AS assertion to final DTACK negation following the last data phase
- Latency – Initial VME AS assertion to initial PCI FRAME assertion

**Table 2: VME Slave Access Measurement**

<table>
<thead>
<tr>
<th>VME Transaction</th>
<th>Device</th>
<th>PCI Bus (Freq, Mode)</th>
<th>AS to DTACK on VME (MB/s)</th>
<th>AS to TRDY on PCI (MB/s)</th>
<th>Latency (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>32-bit Single Cycle Write</strong></td>
<td>Universe II</td>
<td>33MHz PCI</td>
<td>29</td>
<td>11.5</td>
<td>287</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>33MHz PCI</td>
<td>58</td>
<td>13.1</td>
<td>240</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>66MHz PCI</td>
<td>58</td>
<td>19.1</td>
<td>173</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>133MHz PCI-X</td>
<td>62</td>
<td>23.1</td>
<td>139</td>
</tr>
<tr>
<td><strong>32-bit Single Cycle Read</strong></td>
<td>Universe II</td>
<td>33MHz PCI</td>
<td>14.2</td>
<td>-</td>
<td>143</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>33MHz PCI</td>
<td>11.1</td>
<td>-</td>
<td>142</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>66MHz PCI</td>
<td>16.1</td>
<td>-</td>
<td>105</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>133MHz PCI-X</td>
<td>18.6</td>
<td>-</td>
<td>94</td>
</tr>
<tr>
<td><strong>Sustained Single Cycle Write</strong></td>
<td>Universe II</td>
<td>33MHz PCI</td>
<td>13.7</td>
<td>13.4</td>
<td>-</td>
</tr>
<tr>
<td>Throughput - 32 Single Write Cycles (total 128 bytes)</td>
<td>Tsi148</td>
<td>33MHz PCI</td>
<td>24.2</td>
<td>14.8</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>66MHz PCI</td>
<td>41.4</td>
<td>29.1</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>133MHz PCI-X</td>
<td>41.5</td>
<td>40.1</td>
<td>-</td>
</tr>
<tr>
<td><strong>Sustained Single Cycle Read</strong></td>
<td>Universe II</td>
<td>33MHz PCI</td>
<td>11.3</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Throughput - 32 Single Read Cycles (total 128 bytes)</td>
<td>Tsi148</td>
<td>33MHz PCI</td>
<td>9.6</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>66MHz PCI</td>
<td>13.4</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>133MHz PCI-X</td>
<td>14.9</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
Table 2: VME Slave Access Measurement (Continued)

<table>
<thead>
<tr>
<th>VME Transaction</th>
<th>Device</th>
<th>PCI Bus (Freq, Mode)</th>
<th>AS to DTACK on VME (MB/s)</th>
<th>AS to TRDY on PCI (MB/s)</th>
<th>Latency (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2K MBLT Write</td>
<td>Universe II</td>
<td>33MHz PCI</td>
<td>108</td>
<td>105</td>
<td>1,583</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>33MHz PCI</td>
<td>97</td>
<td>70</td>
<td>21,418</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>66MHz PCI</td>
<td>97</td>
<td>81</td>
<td>21,380</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>133MHz PCI-X</td>
<td>97</td>
<td>88</td>
<td>21,432</td>
</tr>
<tr>
<td>2K MBLT Read</td>
<td>Universe II</td>
<td>33MHz PCI</td>
<td>101</td>
<td>-</td>
<td>207</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>33MHz PCI</td>
<td>71</td>
<td>-</td>
<td>132</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>66MHz PCI</td>
<td>76</td>
<td>-</td>
<td>110</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>133MHz PCI-X</td>
<td>78</td>
<td>-</td>
<td>96</td>
</tr>
<tr>
<td>2K 2eSST Write</td>
<td>Tsi148</td>
<td>66MHz PCI</td>
<td>313</td>
<td>193</td>
<td>6,736</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>133MHz PCI-X</td>
<td>313</td>
<td>235</td>
<td>6,777</td>
</tr>
<tr>
<td>2K 2eSST Read</td>
<td>Tsi148</td>
<td>66MHz PCI</td>
<td>298</td>
<td>-</td>
<td>190</td>
</tr>
<tr>
<td></td>
<td>Tsi148</td>
<td>133MHz PCI-X</td>
<td>301</td>
<td>-</td>
<td>180</td>
</tr>
</tbody>
</table>

PCI Target Access Measurements

- Write cycles – Initial PCI FRAME assertion to final TRDY negation following the last data phase. Initial PCI FRAME assertion to final VME DTACK negation following the last data phase.
- Read cycles – Initial PCI FRAME assertion to final TRDY negation following the last data phase
- Latency – Initial PCI FRAME assertion to initial VME AS assertion

Table 3: PCI Target Access Measurements

<table>
<thead>
<tr>
<th>PCI Transaction</th>
<th>VMEbus</th>
<th>PCI Bus (Freq, Mode)</th>
<th>Device</th>
<th>FRAME to TRDY on PCI (MB/s)</th>
<th>FRAME to DTACK on VME (MB/s)</th>
<th>Latency (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit Single Cycle Write</td>
<td>Single Cycle</td>
<td>33MHz PCI</td>
<td>Universe II</td>
<td>58</td>
<td>13.2</td>
<td>258</td>
</tr>
<tr>
<td></td>
<td></td>
<td>33MHz PCI</td>
<td>Tsi148</td>
<td>52</td>
<td>9.0</td>
<td>337</td>
</tr>
<tr>
<td></td>
<td></td>
<td>66MHz PCI</td>
<td>Tsi148</td>
<td>103</td>
<td>11.4</td>
<td>278</td>
</tr>
<tr>
<td></td>
<td></td>
<td>133MHz PCI-X</td>
<td>Tsi148</td>
<td>154</td>
<td>13.0</td>
<td>235</td>
</tr>
<tr>
<td>32-bit Single Cycle Read</td>
<td>Single Cycle</td>
<td>33MHz PCI</td>
<td>Universe II</td>
<td>10</td>
<td>-</td>
<td>195</td>
</tr>
<tr>
<td></td>
<td></td>
<td>33MHz PCI</td>
<td>Tsi148</td>
<td>5.4</td>
<td>-</td>
<td>359</td>
</tr>
<tr>
<td></td>
<td></td>
<td>66MHz PCI</td>
<td>Tsi148</td>
<td>7.7</td>
<td>-</td>
<td>285</td>
</tr>
<tr>
<td></td>
<td></td>
<td>133MHz PCI-X</td>
<td>Tsi148</td>
<td>11.3</td>
<td>x</td>
<td>152</td>
</tr>
</tbody>
</table>
### Table 3: PCI Target Access Measurements (Continued)

<table>
<thead>
<tr>
<th>PCI Transaction</th>
<th>VMEbus</th>
<th>PCI Bus (Freq, Mode)</th>
<th>Device</th>
<th>FRAME to TRDY on PCI (MB/s)</th>
<th>FRAME to DTACK on VME (MB/s)</th>
<th>Latency (ns)</th>
</tr>
</thead>
</table>
| **Sustained Single Cycle Write Throughput**  
- 32 Single Write Cycles (total 128 bytes) | Single Cycle | 33MHz PCI           | Universe II | 33.8 | 16.6 | - |
|                                      |        | 33MHz PCI            | Tsi148  | 33.6 | 31.5 | - |
|                                      |        | 66MHz PCI            | Tsi148  | 67.4 | 35.8 | - |
|                                      |        | 133MHz PCI-X         | Tsi148  | 77.4 | 36.2 | - |
| **Sustained Single Cycle Read Throughput**  
- 32 Single Read Cycles (total 128 bytes) | Single Cycle | 33MHz PCI           | Universe II | 9 | - | - |
|                                      |        | 33MHz PCI            | Tsi148  | 6.4 | - | - |
|                                      |        | 66MHz PCI            | Tsi148  | 8.6 | - | - |
|                                      |        | 133MHz PCI-X         | Tsi148  | 23.4 | - | - |
| **4K PCI Burst Write**               | MBLT   | 33MHz PCI            | Universe II | 75 | 68 | 1,187 |
|                                      |        | 33MHz PCI            | Tsi148  | 266 | 64 | 17,632 |
|                                      |        | 66MHz PCI            | Tsi148  | 532 | 73 | 9,863 |
|                                      |        | 133MHz PCI-X         | Tsi148  | 1061 | 78 | 5,987 |
|                                      | 2eSST  | 66MHz PCI            | Tsi148  | 532 | 176 | 9,863 |
|                                      |        | 133MHz PCI-X         | Tsi148  | 1061 | 211 | 5,987 |
| **4K PCI Burst Read**                | MBLT   | 33MHz PCI            | Universe II | 11.4 | - | 194 |
|                                      |        | 33MHz PCI            | Tsi148  | 46.7 | - | 405 |
|                                      |        | 66MHz PCI            | Tsi148  | 53 | - | 285 |
|                                      |        | 133MHz PCI-X         | Tsi148  | 62 | - | 227 |
|                                      | 2eSST  | 66MHz PCI            | Tsi148  | 146 | - | 285 |
|                                      |        | 133MHz PCI-X         | Tsi148  | 277 | - | 227 |
DMA Measurements

The bandwidth was measured as follows:

- PCI-X is the source bus: FRAME assertion to final DTACK negation
- VME is the source bus: VAS assertion to final TRDY negation
- Bandwidth numbers were measured with ideal targets/slave devices
- DMA performance numbers were generated for transferring 8 KB

Table 4: DMA Measurements

<table>
<thead>
<tr>
<th>Device</th>
<th>Source Bus</th>
<th>Destination Bus</th>
<th>FRAME on PCI to DTACK on VME (MB/s)</th>
<th>AS on VME to TRDY on PCI (MB/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Universe II</td>
<td>33MHz PCI</td>
<td>VME: MBLT</td>
<td>80</td>
<td>-</td>
</tr>
<tr>
<td>Tsi148</td>
<td>33MHz PCI</td>
<td></td>
<td>79</td>
<td>-</td>
</tr>
<tr>
<td>Tsi148</td>
<td>66MHz PCI</td>
<td></td>
<td>81</td>
<td>-</td>
</tr>
<tr>
<td>Tsi148</td>
<td>133MHz PCI-X</td>
<td></td>
<td>82</td>
<td>-</td>
</tr>
<tr>
<td>Tsi148</td>
<td>66MHz PCI</td>
<td>VME: 2eSST</td>
<td>226</td>
<td>-</td>
</tr>
<tr>
<td>Tsi148</td>
<td>133MHz PCI-X</td>
<td></td>
<td>234</td>
<td>-</td>
</tr>
<tr>
<td>Universe II</td>
<td>VME: MBLT</td>
<td>33MHz PCI</td>
<td>-</td>
<td>55</td>
</tr>
<tr>
<td>Tsi148</td>
<td>33MHz PCI</td>
<td></td>
<td>-</td>
<td>60</td>
</tr>
<tr>
<td>Tsi148</td>
<td>66MHz PCI</td>
<td></td>
<td>-</td>
<td>61</td>
</tr>
<tr>
<td>Tsi148</td>
<td>133MHz PCI-X</td>
<td></td>
<td>-</td>
<td>61</td>
</tr>
<tr>
<td>Tsi148</td>
<td>VME: 2eSST</td>
<td>66MHz PCI</td>
<td>-</td>
<td>242</td>
</tr>
<tr>
<td>Tsi148</td>
<td>133MHz PCI-X</td>
<td></td>
<td>-</td>
<td>249</td>
</tr>
</tbody>
</table>
Conclusions

The Universe II and Tsi148 are both full-featured VME bridging solutions with VME master and slave capabilities, integrated DMA controllers, and complete VME system controller functionality. These devices provide similar performance when supporting legacy VME protocols (SCT, BLT, and MBLT) and operating at the same PCI bus frequency. The Tsi148 provides a significant performance advantage when the local bus is operating in PCI-X mode at 133 MHz and the VME 2eSST protocol is used in the system.

Another notable difference relates to the PCI bus signaling level. The Universe II supports 5V signalling whereas the Tsi148 supports 3.3V signaling. If all of the PCI bus components are not tolerant of a 5V PCI bus signalling level then additional logic (that is, voltage translation bus switches) will be required on the PCI bus when using the Universe II.