Contents
1 Introduction ................................................................. 2
2 The ZSC31050 with 4-to-20mA Current Loop Output ......................................................................................... 2
3 Setup and Evaluation of Current Loop Configuration ......................................................................................... 4
   3.1. Setup for Two-Wire Current Loop Evaluation Using the ZSC31050 SSC Evaluation Kit ...................... 4
4 Calibration of the Current Loop ................................................................. 6
5 Communication via Current Loop for Calibration ......................................................................................... 13
6 Test of Communication via Current Loop .............................................................................................. 15
7 Schematics for Three-Wire Current-Loop Applications ..................................................................................... 16
8 Related Documents ............................................................................................................................... 17
9 Glossary ............................................................................................................................... 17
10 Document Revision History .................................................................................................................. 18

List of Figures
Figure 2.1 Schematic of the ZSC31050’s Current Loop Output Stage with Communication via I²C™ Interface ... 2
Figure 3.1 Schematic of I²C™ Communication with a Current Loop Output Module ............................................. 4
Figure 3.2 Evaluation of a Current Loop Output Module using the ZSC31050 Evaluation Board V3.0 ................. 5
Figure 4.1 4mA to 20mA Interface Fine Tuning .................................................................................................... 6
Figure 4.2 Step 1: Configuration and Pre-Adjustment of Current-Loop Output Mode ............................................. 8
Figure 4.3 Step 2: Transfer the Pre-Adjustments to the RAM and EEPROM ........................................................ 9
Figure 4.4 Step 3a: Adjustment of the External Current-Loop Circuitry ............................................................... 10
Figure 4.5 Step 3b: Adjustment of the External Current-Loop Circuitry with External DMM Readout ............... 11
Figure 4.6 Step 4: Calibration using the Re-calculated Target Values ............................................................... 12
Figure 5.1 Schematic of the ZSC31050’s Current Loop Output Stage with Communication via ZACwire™ ... 13
Figure 5.2 Example for Initialization of ZACwire™ Communication via the Current Loop Interface .......... 14
Figure 6.1 Schematic for the Adaptation Circuitry for Current Loop Communication ..................................... 15
Figure 7.1 Load Referenced to GND ............................................................................................................. 16
Figure 7.2 Load Referenced to Positive Supply V_S ........................................................................................... 16

List of Tables
Table 3.1 Settings on the Board Needed to Enable the Output Mode .............................................................. 4
Table 5.1 Signal Coding ............................................................................................................................. 13
1 Introduction

This application note covers the principles of a two-wire current-loop output for the ZSC31050 sensor signal conditioner IC and provides examples of output circuits and information about the calibration procedure. The analog current loop is a typical output signal configuration, especially for industrial sensors. Using only two wires, the sensor is supplied with power and transmits its output signal to the processing unit. This saves cost, offers a very robust signal transmission in terms of EMI, and provides a connection check of the sensor module via the “life zero” behavior of the output signal’s range of 4 to 20 mA.

When the ZSC31050 is used in current-loop mode, a buffer is used in the output signal path, which is not offset-compensated. Tolerances of the required external elements cause additional errors, especially for the 50Ω current sense resistor (see Figure 2.1). An “over-all” calibration can remove such errors.

2 The ZSC31050 with 4-to-20mA Current Loop Output

The ZSC31050’s analog output stage is configurable for controlling a current-loop output signal via EEPROM settings. As a result, fewer external parts are needed and the parts are less expensive. See Figure 2.1 for an illustration of the functionality of this configuration:

Figure 2.1 Schematic of the ZSC31050’s Current Loop Output Stage with Communication via I²C™ Interface

The 2.2kΩ resistor and the 220pF capacitor are not needed for the main functionality but are useful for protecting the ZSC31050’s analog output OUT from over-voltage (e.g., due to ESD) and for suppressing noise. The Zener diode ZD1 (7.5V) protects the VDDA line from positive over-voltage and protects the FBP input of the ZSC31050 from negative over-voltage (e.g., caused by the response time of the internal VDDA regulator after power-on). Recommended types for TR1 include the BSS169 or DN3545; for TR2, the BCX56-10 can be used.
The communication module’s power supply must be isolated from the current loop for proper operation via the I²C™ interface.

The ZSC31050’s 11-bit digital-to-analog converter (DAC) is controlled by an internal calibration microcontroller (CMC) using the normalized and inverted value \(1 - P_{11}/2^{11}\) of the digital 11-bit value \(P_{11}\), which represents the 11 MSBs of the digital 15-bit output signal \(P\). Therefore, its analog output voltage \(V_{DAC}\) can be calculated with equation (1).

\[
V_{DAC} = VDDA \times \left(1 - \frac{P_{11}}{2^{11}}\right)
\]  

(1)

Based on this equation and on the fact that all voltages are referenced to VSS, the loop current \(I_{CL}\) can be calculated with equation (2).

\[
I_{CL} = \frac{P_{11}}{2^{11}} \times \left(\frac{VDDA}{9/2 + 50\Omega}\right)
\]  

(2)

To ensure that \(I_{IC} < 3.5\) mA (includes supply current of the transducer to be conditioned) within the operational temperature range, the ZSC31050’s bias current level is adjusted during final test to the optimal value for proper operation of the analog front-end before delivery. Therefore the individual default values stored in bits 4 to 6 of EEPROM register C1 HEX/28 DEC must be left unchanged to ensure operation in current loop mode within specifications. For more details, refer to the ZSC31050 Technical Note – EEPROM Changes Bias Adjustment (see section 8). Adjusting the clock to a frequency of <1.2MHz is recommended to minimize the current consumption of the ZSC31050’s digital section to the required level in current-loop output mode.
3 Setup and Evaluation of Current Loop Configuration

The ZSC31050 current loop application can be verified with IDT’s ZSC31050 SSC Evaluation Kit, user-provided customized hardware, or a combination. The user’s customized ZSC31050-based sensor module can be connected directly to the kit’s SSC Communication Board (SSC CB) to connect to the user’s computer running the ZSC31050 Evaluation Software or user software. Alternately, the current loop configuration can be evaluated by mounting the ZSC31050 on the kit’s SSC Evaluation Board (SSC EB) and communicating via the SSC CB.

The required additional user-customized hardware can be connected to the SSC EB or the SSC CB via the interface and GND pins on the boards (see the example in Figure 3.1).

Figure 3.1 Schematic of I²C™ Communication with a Current Loop Output Module

3.1 Setup for Two-Wire Current Loop Evaluation Using the ZSC31050 SSC Evaluation Kit

When using the ZSC31050 Evaluation Kit, an evaluation of the current loop configuration is supported by the kit’s hardware directly. Only an external current loop supply and a mA-meter are needed to setup a current loop application. Refer to Table 3.1 and Figure 3.2 for the correct setup of the jumpers and switches on the ZSC31050 SSC Evaluation Board V3.0. Table 3.1 gives an overview of the settings on the ZSC31050 SSC Evaluation Board needed to enable the output mode to be evaluated. For this application, use the “2-Wire Current Loop” settings.

Table 3.1 Settings on the Board Needed to Enable the Output Mode

<table>
<thead>
<tr>
<th>ZSC31050 Output Mode</th>
<th>Power Supply</th>
<th>Jumper Settings</th>
<th>Slide Switch S1 Position</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-Wire Current Loop (4 to 20 mA)</td>
<td>CB-KS5V ext.</td>
<td>Via KL3 12P-VDDA</td>
<td>Open Shorted Current</td>
</tr>
<tr>
<td>Ratiometric</td>
<td>CB-KS12V</td>
<td>SP-VDDA OUT-5V</td>
<td>Open Voltage</td>
</tr>
<tr>
<td>Non-ratiometric (0-5)V</td>
<td>Via K1 Via K1</td>
<td>12P-VDDA OUT-5V</td>
<td>Open Voltage</td>
</tr>
<tr>
<td>Non-ratiometric (0-10)V</td>
<td>Via K1 Via K1</td>
<td>12P-VDDA OUT-10V</td>
<td>Shorted if CB-KS12V Open if ext. Voltage</td>
</tr>
</tbody>
</table>
Figure 3.2  Evaluation of a Current Loop Output Module using the ZSC31050 Evaluation Board V3.0

KL3 screw terminal
Connect external power supply for the current loop

Jumper K12 – “VDDA”
Set to 12P

Jumper K17 – “V+ ext”
Leave open

Jumper K19 – “OUT”
Short

K1 connector to SSC CB

Slide Switch S1
Current output mode

Resistors for board identification

Jumper K15
Set to 5V

VDDA VDDA VDDA VDDA VDDA VDDA VDDA
VINN VSS VINP VBR IRT FBP OUT FBN
VINN VSS VINP VBR IRT FBP OUT FBN
VSS VSS VSS VSS VSS VSS VSS

KL1/KL2 screw terminal for connecting external bridge

Jumper K11 – “Bridge Mode”
Voltage supplied
Current supplied

Pin 1 of ZSC31050

Slide Switch S2
Communication via I²C™
Communication via SPI

LED for IO1 and IO2

VDDA IN3 VGATEIO1 IO2 SCL SDA VDD
VDDA IN3 VGATEIO1 IO2 SCL SDA VDD
VDDA VDDA VDDA VDDA VDDA VDDA VDDA
4 Calibration of the Current Loop

The ZSC31050 calibration procedure performed via the digital interfaces removes all errors of the front-end and achieves the adaptation of gain, offset, and non-linearity correction for the sensor element within the temperature range. For calibrating a sensor module with current-loop output configuration, an additional 2-point calibration is needed to remove the tolerances of the external parts.

To use the same calibration method as used for the voltage-output mode, a recalculation of the calibration target values TGx [%VDDA] for the output voltage can be used to remove the tolerances of the external parts. Figure 4.1 illustrates how to calculate these corrected target values for TGx [%VDDA].

Figure 4.1 4mA to 20mA Interface Fine Tuning

The blue line shows the ideal function. The green line is the error line (with 2 initial measurement points: I4mA and I20mA).

This transfer function for the measured currents I4mA and I20mA is given by equation:

$$I_{x \ mA} = \frac{V_{DAC} + \Delta V_{Offset}}{R + \Delta R}$$

(3)

Where:

$$V_{DAC} = VDDA \left(1 - \frac{P_{11}}{2^{11}}\right) = VDDA \ast TGX \%$$

$$\Delta V_{Offset} = \text{Offset error}$$

$$R = \frac{9}{2} \ast 50\Omega = 225\Omega$$

$$\Delta R = \text{Resistor and gain error}$$

$$R = \text{Current loop resistance}$$

Both error values provide a good indication of the physical behavior of the circuitry:

- The offset error of the uncompensated amplifier
- The tolerance errors of the resistors
Using a VDDA voltage of 5V is recommended for the ZSC31050 current loop application. The resulting “free-of-error” target values TG\textsubscript{4mA} and TG\textsubscript{20mA} for the MIN and MAX values of the loop current I\textsubscript{CL} can be calculated by equations (4) and (5):

\[
I_{\text{CL, min}} = 4mA = \frac{V_{\text{DAC, 4mA}}}{225\Omega} = \frac{V_{\text{DDA}} \cdot TG_{4mA}}{225\Omega} \Rightarrow TG_{4mA} = 18% \\
I_{\text{CL, max}} = 20mA = \frac{V_{\text{DAC, 20mA}}}{225\Omega} = \frac{V_{\text{DDA}} \cdot TG_{20mA}}{225\Omega} \Rightarrow TG_{20mA} = 90% 
\]

However, the offset of the operational amp and the tolerances of the resistors cause different values of I\textsubscript{CL} when setting the DAC of the ZSC31050 to these “free-of-error” target values via the \textit{SET_DAC} command (see the \textit{ZSC31050 Functional Description}). Based on the resolution of the 11-bit DAC (DAC-IN = 0 to 2047), a decimal value of 368 at TG\textsubscript{4mA} = 18% and of 1843 at TG\textsubscript{20mA} = 90% can be calculated. After setting the DAC to each value, the resulting currents I\textsubscript{4mA} and I\textsubscript{20mA} must be measured. Based on equation (3) and on the calculated target values of equations (4) and (5), the error values \(\Delta V_{\text{offset}}\) and \(\Delta R\) can be determined with equations (6) and (7):

\[
\Delta R = \frac{V_{\text{DDA}} \cdot (90\% - 18\%)}{I_{20mA} - I_{4mA}} - 225\Omega \\
\Delta V_{\text{offset}} = (I_{4mA} \cdot (225\Omega + \Delta R)) - 18\% \cdot V_{\text{DDA}} = (I_{20mA} \cdot (225\Omega + \Delta R)) - 90\% \cdot V_{\text{DDA}} 
\]

These error values can be used to re-calculate the target values TG\textsubscript{4mA} and TG\textsubscript{20mA} via equations (8) and (9):

\[
TG_{4mA} = \frac{4mA \cdot (225\Omega + \Delta R) - \Delta V_{\text{offset}}}{V_{\text{DDA}}} \\
TG_{20mA} = \frac{20mA \cdot (225\Omega + \Delta R) - \Delta V_{\text{offset}}}{V_{\text{DDA}}}
\]

The Excel™ spreadsheet \textit{ZSC31050 Current Loop Calibration} can be used to perform this calculation (see section 8). The ZSC31050 SSC Evaluation Software Revision 1.5.0.9 or higher for the ZSC31050 Evaluation Kit also supports this calibration step as demonstrated in Figure 4.2 through Figure 4.6. Refer to the \textit{ZSC31050 Evaluation Kit Description} for setup instructions.

Note that references to “…Pressure” in the software are for the measurand of any sensor type, not just pressure.
Figure 4.2  Step 1: Configuration and Pre-Adjustment of Current-Loop Output Mode

1. Select “I2C – Comm Bd.” in the “Interface & Settings” section for this example.

2. Set the analog front-end (AFE) of the ZSC31050 according to the sensor element’s parameters.


4. Adjust the clock frequency to the minimum level = 1MHz.
Figure 4.3  Step 2: Transfer the Pre-Adjustments to the RAM and EEPROM

1. Write the adjustments to RAM by clicking the “Write” button.

2. Verify the WRITE_RAM operation. (If ok, then all READ cells become green.)

3. Copy RAM to EEPROM by clicking the “RAM --> EEP” button.
For the third step, there is the option to use a programmable digital multimeter (DMM) to import the actual current measurement into the SSC Evaluation Software. If using a non-programmable multimeter, follow step 3a below in Figure 4.4. If using a programmable multimeter, follow step 3b in Figure 4.5 instead.

**Figure 4.4  Step 3a: Adjustment of the External Current-Loop Circuitry**

1. Complete the fields for VDDA, RSens, I(min) and I(max) in the “Current Loop Output Adjust & Measurement” dialog menu accessed by clicking on “Current Loop Adjust” under the “Tools” menu at the top.

2. Set the analog output of ZSC31050 to the “ideal” 4mA value, measure the actual loop current via a milliamp meter, and input this in the “SetMin” field.

3. Set the analog output of ZSC31050 to the “ideal” 20mA value, measure the actual loop current via the milliamp meter, and input this in the “SetMax” field.

4. Check the “cpy2Cal” function box.

5. Calculate the calibration target values based on the measured parameters of the external parts by clicking the “Calculate Adjust” button.

6. Verify the calculated target values at up to four current values (Tmin, Tmid, T_3rd, and Tmax).

7. Verify the limits for the loop current (Lmin and Lmax).
**Figure 4.5  Step 3b: Adjustment of the External Current-Loop Circuitry with External DMM Readout**

**Note:** Implementing an external digital multimeter’s (DMM) readout requires a user-program that communicates with the DMM and reads out the data.

DMM readout is applicable for ZSC31050 software version 1.5.3 or later. Connect the DMM according to the manufacturer’s instructions.

1. Complete the fields for VDDA, RSens, I(min) and I(max) in the “Current Loop Output Adjust & Measurement” dialog menu accessed by clicking on “Current Loop Adjust” under the “Tools” menu at the top.
2. Check the box to activate “Serial DMM” mode. “MMin” and “MMax” are enabled.
3. Set the analog output of the ZSC31050 to the “ideal” 4mA value with “SetMin.”
4. Read the measurement results from the DMM by clicking the “MMin” button. The result is input by the software in the correlating input field.
5. Set the analog output of the ZSC31050 to the “ideal” 20mA value with “SetMax.”
6. Read the measurement results from the DMM by clicking the “MMax” button. The result is input by the software in the correlating input field.
7. Continue as described for step 3a from paragraph 4.
Figure 4.6 Step 4: Calibration using the Re-calculated Target Values

1. Adjust the calibration setup based on the characteristics vs. measurand and temperature of the sensor element to be conditioned.
2. Enter recalculated calibration “Pressure” targets (refer to step 5 illustrated in Figure 4.4 or step 4 Figure 4.5).
3. Check the box to activate the “RngChk” function to avoid saturation of the ADC input.
4. Acquire raw values stepwise according to the adjusted setup.
5. Calculate coefficients (and limits and alarm values, if needed).
6. Write all coefficients to EEPROM.
7. Start the Normal Operating Mode (NOM) based on the new EEPROM data (main software window).
5 Communication via Current Loop for Calibration

In the application, communication for configuring and calibrating the sensor module can be completed via its two terminals for the current loop while in Command Mode (not an option during Normal Operating Mode). In this case, an additional communication module with special features is needed (see Figure 5.1). A galvanic isolation is needed for external access to the ZSC31050’s analog output pin for ZACwire™ communication via the current loop terminals. A common optocoupler (e.g., CNY17-2) can be used for short-circuiting the ZSC31050’s analog output OUT pin to VSS (signals a logic “L” is to be written).

**Figure 5.1 Schematic of the ZSC31050’s Current Loop Output Stage with Communication via ZACwire™**

The principle of communication is simple using the four possible signal codes shown in Table 5.1, which are color coded for the signal levels illustrated in Figure 5.2. Communication must be initiated by sending the command 72 HEX (switches the ZSC31050 into the Command Mode) within the ZACwire™ start window of 20ms after the power supply has been turned on for the circuit in Figure 5.2.

**Table 5.1 Signal Coding**

<table>
<thead>
<tr>
<th>Operation</th>
<th>Current Loop Voltage [VDC]</th>
<th>Loop Current [mA]</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>WRITE “L”</td>
<td>Maximal NOM voltage level</td>
<td>&lt; 5mA</td>
<td>Data from master to slave (coded by loop voltage)</td>
</tr>
<tr>
<td>WRITE “H”</td>
<td>Within NOM voltage range</td>
<td>&gt; 15mA</td>
<td></td>
</tr>
<tr>
<td>READ “L”</td>
<td>Within NOM voltage range</td>
<td>&lt; 5mA</td>
<td>Data from slave to master (coded by loop current)</td>
</tr>
<tr>
<td>READ “H”</td>
<td>Within NOM voltage range</td>
<td>&gt; 15mA</td>
<td></td>
</tr>
</tbody>
</table>
The ZACwire™ communication is initiated by increasing the current loop voltage above its maximal value for the Normal Operation Mode. The WRITE “L” level is determined by the Zener voltage of ZD2. The 15kΩ resistor avoids unintended switching of the optocoupler caused by leakage current. Because the 5.6kΩ resistor significantly decreases the switch-OFF time of the optocoupler’s transistor, a low-speed/low-cost part can be used for this application. The 4.3kΩ pull-up-resistor at the ZSC31050’s OUT pin is needed for communication for the WRITE and READ “H” operations.

During normal operation, the ZSC31050’s current consumption must be $I_{IC} < 3.5\text{mA}$ (including the transducer supply current and additional pull-up-current of less than 1mA). Refer to section 2 for a detailed description.

*Figure 5.2 Example for Initialization of ZACwire™ Communication via the Current Loop Interface*
6 Test of Communication via Current Loop

For testing ZACwire™ communication with the ZSC31050 via the two wires of the current loop, the SSC Communication Board (CB) and the application circuitry in Figure 5.1 can be used to communicate using the CB’s OWI interface. To adapt the CB for signal coding (see Figure 5.2), the circuitry shown in Figure 6.1 can be used.

For WRITE operations (i.e., data from the CB to the ZSC31050), the OWI pin of the CB is driven by its internal microcontroller to 0V = “L” or to 5V = “H.” This turns the PNP-transistor TR2 on (at “L”) or off (at “H”) and changes the supply voltage of the sensor module from < 9VDC when off to > 11VDC when on. If the supply voltage of the sensor module is below 9VDC, then the optocoupler stays off and the collector of its NPN-transistor is at high impedance. Via the 4.3kΩ pull-up resistor, the ZSC31050’s OUT pin is set to “H” potential. If the supply voltage increases approximately 11 VDC, then the optocoupler is turned on and its NPN-transistor shorts the OUT pin of the ZSC31050 to VSS, which indicates “L.”

Figure 6.1 Schematic for the Adaptation Circuitry for Current Loop Communication

For READ operations (i.e., data from the ZSC31050 to the CB), the OWI pin of the CB is at high impedance (“tri-state”). The logic level “L” is determined by the 820Ω resistor relative to GND; however the voltage at OWI is approximately 1 VDC. This cannot turn on transistor TR2 because its emitter-to-base-saturation voltage is > 1VDC (Darlington transistor), so TR2 stays off during a READ operation. If the ZSC31050’s ZACwire™ interface transmits a logic “L,” then the voltage at the OUT pin = 0VDC. As a result, the loop current is < 5mA and the voltage drop across the 56Ω resistor is smaller than the emitter-to-base-saturation voltage of TR1. Its collector stays in the high impedance state, and the voltage at the OWI pin on the CB is 1VDC.

If the ZSC31050’s ZACwire™ interface transmits a logic “H,” then the voltage at the OUT pin = 5VDC. Therefore the loop current is > 15mA and the voltage drop across the 56Ω resistor becomes greater than the emitter-to-base-saturation voltage of TR1. Its collector shorts the 1.2kΩ resistor with KS12V = 12 VDC and the voltage at the OWI pin of the CB is > 4.7VDC, which indicates a logic “H.”

Important: This circuitry is designed for the 12V supply line of IDT’s Communication Board only and can be used for evaluations of the principle of ZACwire™ communication only via the current loop.

For READ operations (i.e., data from the ZSC31050 to the CB), the OWI pin of the CB is at high impedance (“tri-state”). The logic level “L” is determined by the 820Ω resistor relative to GND; however the voltage at OWI is approximately 1 VDC. This cannot turn on transistor TR2 because its emitter-to-base-saturation voltage is > 1VDC (Darlington transistor), so TR2 stays off during a READ operation. If the ZSC31050’s ZACwire™ interface transmits a logic “L,” then the voltage at the OUT pin = 0VDC. As a result, the loop current is < 5mA and the voltage drop across the 56Ω resistor is smaller than the emitter-to-base-saturation voltage of TR1. Its collector stays in the high impedance state, and the voltage at the OWI pin on the CB is 1VDC.

If the ZSC31050’s ZACwire™ interface transmits a logic “H,” then the voltage at the OUT pin = 5VDC. Therefore the loop current is > 15mA and the voltage drop across the 56Ω resistor becomes greater than the emitter-to-base-saturation voltage of TR1. Its collector shorts the 1.2kΩ resistor with KS12V = 12 VDC and the voltage at the OWI pin of the CB is > 4.7VDC, which indicates a logic “H.”

Important: This circuitry is designed for the 12V supply line of IDT’s Communication Board only and can be used for evaluations of the principle of ZACwire™ communication only via the current loop.
7 Schematics for Three-Wire Current-Loop Applications

The ZSC31050 must be configured for voltage output for three-wire current-loop applications. If the load of the current loop is referenced to GND (see Figure 7.1), then the characteristic of the output voltage must be inverted (negative gradient); otherwise, the standard characteristic must be used (see Figure 7.2). This can be achieved by setting the target values for calibration according to the required output characteristics.

**Figure 7.1  Load Referenced to GND**

![Figure 7.1 Load Referenced to GND](image)

**Figure 7.2  Load Referenced to Positive Supply V_S**

![Figure 7.2 Load Referenced to Positive Supply V_S](image)
8 Related Documents

<table>
<thead>
<tr>
<th>Document</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZSC31050 Data Sheet</td>
</tr>
<tr>
<td>ZSC31050 Functional Description</td>
</tr>
<tr>
<td>ZSC31050 Evaluation Kit Description</td>
</tr>
<tr>
<td>ZSC31050 Technical Note – EEPROM Changes Bias Adjustment*</td>
</tr>
<tr>
<td>ZSC31050 Current Loop Calibration Spreadsheet *</td>
</tr>
<tr>
<td>SSC Communication Board Data Sheet **</td>
</tr>
</tbody>
</table>

Visit the ZSC31050 product page [www.IDT.com/ZSC31050](http://www.IDT.com/ZSC31050) or contact your nearest sales office for the latest version of these documents.

* Note: Documents marked with an asterisk (*) are available on request.

**Note: Documents marked with two asterisks (**) are available at [www.IDT.com/SSC-COMM-BD](http://www.IDT.com/SSC-COMM-BD).

9 Glossary

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC</td>
<td>Analog-to-Digital-Converter</td>
</tr>
<tr>
<td>AFE</td>
<td>Analog Front-End</td>
</tr>
<tr>
<td>CB</td>
<td>Communication Board</td>
</tr>
<tr>
<td>CMC</td>
<td>Calibration Microcontroller</td>
</tr>
<tr>
<td>DAC</td>
<td>Digital-to-Analog-Converter</td>
</tr>
<tr>
<td>EEPROM</td>
<td>Electrically Erasable Programmable Read Only Memory</td>
</tr>
<tr>
<td>EMI</td>
<td>Electromagnetic Interference</td>
</tr>
<tr>
<td>ESD</td>
<td>Electrostatic Discharge</td>
</tr>
<tr>
<td>IC</td>
<td>Integrated Circuit</td>
</tr>
<tr>
<td>NOM</td>
<td>Normal Operation Mode</td>
</tr>
<tr>
<td>MSB</td>
<td>Most Significant Bit</td>
</tr>
<tr>
<td>SDA</td>
<td>Serial Data (I²C™ Interface)</td>
</tr>
<tr>
<td>SCL</td>
<td>Serial Clock (I²C™ Interface)</td>
</tr>
<tr>
<td>SSC</td>
<td>Sensor Signal Conditioner</td>
</tr>
</tbody>
</table>
## 10 Document Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>August 8, 2011</td>
<td>First release of document.</td>
</tr>
<tr>
<td>1.02</td>
<td>July 9, 2015</td>
<td>Formula corrected on page 4.  &lt;br&gt; Updates for SSC Evaluation Software images and references to SSC Evaluation Kit hardware.  &lt;br&gt; Updates for procedures in Figure 4.2 through Figure 4.6.  &lt;br&gt; Minor edits for clarity.  &lt;br&gt; Update for contact information, related documents, and imagery.</td>
</tr>
<tr>
<td></td>
<td>April 26, 2016</td>
<td>Changed to IDT branding.</td>
</tr>
</tbody>
</table>
Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

   - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
   - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated or administered by the governments of any countries asserting jurisdiction over the parties or transactions.

10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters
TOYOSU FORESIA, 3-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2020 Renesas Electronics Corporation. All rights reserved.