

## Contents

1. Introduction.....	2
2. QFN24 (4x4mm) Package Marking.....	2
3. ZSSC4151 Pin Assignments and Layout.....	2
4. QFN24 (4x4mm) Thermal Resistance Value.....	4
5. QFN24 (4x4mm) Package Dimensions.....	5
6. QFN24 (4x4mm) Footprint and Wettable Flank Description.....	6
7. Related Documents.....	7
8. Glossary.....	7
9. Document Revision History.....	7

## List of Figures

Figure 3.1 Pin Layout for the ZSSC4151.....	2
Figure 5.1 Dimensions QFN24 (4x4mm).....	5
Figure 6.1 Wettable Flank General Concept.....	6
Figure 6.2 Footprint Dimensions for QFN24 with Wettable Flanks.....	6

## List of Tables

Table 2.1 QFN24 Package Marking.....	2
Table 3.1 Pin Assignments – QFN24 (4x4mm).....	3
Table 5.1 QFN24 Dimensions (4x4mm).....	5

## 1. Introduction

The ZSSC4151 Sensor Signal Conditioner IC is available in a RoHS-compliant QFN24 package (4mm x 4mm; wettable flanks). See the *ZSSC4151 Feature Sheet* for additional options. This document provides details for package dimensions, pin assignments and layout, footprint, board connections, package marking, and thermal resistance.

## 2. QFN24 (4x4mm) Package Marking


**Table 2.1 QFN24 Package Marking**

Top Side		Comments
1 <sup>st</sup> Line	4151	4151E = Product name
2 <sup>nd</sup> Line	YYWW	YY = Year (e.g., 14 for 2014, 15 for 2015, ...); WW = Workweek (e.g., 15)
3 <sup>rd</sup> Line	XXXXX	Last five digits of IDT lot number

## 3. ZSSC4151 Pin Assignments and Layout

Figure 3.1 shows the ZSSC4151 pin assignments and layout. This pin layout enables implementation of the recommended printed circuit board (PCB) design in which the external signals (VDDE, VSSE, and AOUT) are not routed close to or crossing sensitive input signals from the sensor(s). Table 3.1 shows the pin assignments of the QFN24 (4x4mm) package.

**Figure 3.1 Pin Layout for the ZSSC4151**



**Table 3.1 Pin Assignments – QFN24 (4x4mm)**

Pin No QFN24	Pin Name	Description	Notes
1	VDDA	Positive analog supply voltage	Internal analog power supply
2	VSSA	Negative analog supply voltage	Internal analog ground
3	SDA	I <sup>2</sup> C™* data I/O	Analog I/O, internal pull-up
4	SCL	I <sup>2</sup> C™ clock	Analog input, internal pull-up
5	VDDE	Positive external supply voltage	Power supply, protected up to ±40V
6	VSSE	External ground	Ground, protected up to ±40V
7	AOUT	Ratiometric analog output and OWI	Analog I/O, protected up to ±40V
8	n.c.	No connection – unused	
9	n.c.	No connection – unused	
10	n.c.	No connection – unused	
11	n.c.	No connection – unused	
12	BRP	Positive sensor input	Analog input
13	BOT	Negative bridge supply voltage	Analog I/O
14	BRN	Negative sensor input	Analog input
15	TS1	External temperature sensor 1	Analog input
16	TOP	Positive bridge supply voltage	Analog I/O
17	TS2	External temperature sensor 2	Analog input
18	n.c.	No connection – unused	
19	n.c.	No connection – unused	
20	n.c.	No connection – unused	
21	n.c.	No connection – unused	
22	n.c.	No connection – unused	
23	n.c.	No connection – unused	
24	n.c.	No connection – unused	
25	EPad	Exposed pad – internally connected to VSSA	Ground – should be shorted externally to VSSA (pin 2)

\* I<sup>2</sup>C™ is a trademark of NXP.

#### 4. QFN24 (4x4mm) Thermal Resistance Value

The QFN24 (4x4mm) package has a junction-to-ambient  $\theta_{JA}$  of 31.8 °C/W.

$\theta_{JA}$  has been simulated in accordance to following JEDEC-standards:


- Test Board Design as per JESD51-7.
- Natural Convection Test Conditions as per JESD51-2.

Parameter	Symbol	Value	Unit
Thermal Resistance – junction to ambient	$\theta_{JA}$	31.8	°C/W

## 5. QFN24 (4x4mm) Package Dimensions

Figure 5.1 and Table 5.1 show the package drawing and parameters for the ZSSC4151 QFN24 (4x4mm) package based on JEDEC MO-220. Dimensions are in millimeters.

**Figure 5.1** Dimensions QFN24 (4x4mm)



**Table 5.1** QFN24 Dimensions (4x4mm)

Dimension Limit	MIN	NOM	MAX
A	0.80		0.90
A1	0.00		0.05
b	0.20		0.30
e		0.50	
HD	3.90		4.10
HE	3.90		4.10
L	0.30		0.50

## 6. QFN24 (4x4mm) Footprint and Wettable Flank Description

Figure 6.1 illustrates the general concept of the wettable flank (side plating) allows automatic optical inspection.

**Figure 6.1 Wettable Flank General Concept**





Figure 6.2 illustrates a suggested footprint for PCB designs using the ZSSC4151 QFN24 (4x4mm) package.

- The exposed area of the landing pattern is 0.25mm from the unit edge.
- The stencil opening excess is approximately 0.2mm from the landing pattern.

**Figure 6.2 Footprint Dimensions for QFN24 with Wettable Flanks**



## 7. Related Documents

Document
ZSSC4151 Data Sheet
ZSSC4151 Feature Sheet
ZSSC4151 Functional Description
ZSSC4151 Application Note—Power Management

Visit the ZSSC415x product page <http://www.idt.com/ZSSC4151> or contact your nearest sales office for the latest version of these documents.

## 8. Glossary

Term	Description
PCB	Printed Circuit Board
QFN	Quad Flat No Leads Package
SSC	Sensor Signal Conditioner

## 9. Document Revision History

Revision	Date	Description
1.00	September 9, 2015	First release.
	April 1, 2016	Changed to IDT branding.



Corporate Headquarters  
6024 Silver Creek Valley Road  
San Jose, CA 95138  
[www.IDT.com](http://www.IDT.com)

Sales  
1-800-345-7015 or 408-284-8200  
Fax: 408-284-2775  
[www.IDT.com/go/sales](http://www.IDT.com/go/sales)

Tech Support  
[www.IDT.com/go/support](http://www.IDT.com/go/support)

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit [www.idt.com/go/glossary](http://www.idt.com/go/glossary). All contents of this document are copyright of Integrated Device Technology, Inc. All rights reserved.