






Note: This is the ballmap when looking through the top of the package. This ballmap represents the PCB footprint for the Tsi576.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
A	NO_BALL	VSS	VSS	VSS	VSS	VSS	VSS	SP6_TD_P	VSS	SP6_TC_N	VSS	SP6_TB_P	VSS	SP6_TA_N	VSS	VSS	VSS	VSS	VSS	VSS
B	VSS	VSS	VSS	VSS	VSS	VSS	VSS	SP6_TD_N	VSS	SP6_TC_P	SP_VDD	SP6_TB_N	VSS	SP6_TA_P	SP_VDD	VSS	VSS	S_CLK_P	S_CLK_N	VSS
C	VSS	VSS	VSS	VSS	VSS	VSS	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	VSS	VSS	REF_AVDD	VSS	REF_AVDD
D	VSS	SP_VDD	VSS	VSS	VSS	VSS	VSS	SP6_RD_N	VSS	SP6_RC_P	SP4_REXT	SP6_RB_N	VSS	SP6_RA_P	VSS	VSS	VSS	VSS	VSS	VSS
E	SP0_TA_N	SP0_TA_P	SP_VDD	SP0_RA_P	SP0_RA_N	VSS	VSS	SP6_RD_P	SP_AVDD	SP6_RC_N	SP_AVDD	SP6_RB_P	SP_VDD	SP6_RA_N	VSS	VSS	VSS	VSS	VSS	VSS
F	VSS	VSS	VSS	VSS	SP_VDD	VSS	VSS	VSS	VSS	SP_AVDD	VSS	VSS	VSS	VSS	VSS	SP_AVDD	SP12_REXT	VSS	VSS	VSS
G	SP0_TB_P	SP0_TB_N	SP_VDD	SP0_RB_N	SP0_RB_P	VSS	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	SP12_RB_P	SP12_RB_N	SP_VDD	SP12_TB_N	SP12_TB_P
H	VSS	SP_VDD	VSS	SP0_REXT	SP_AVDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	SP_AVDD	SP_VDD	VSS	VSS	VSS	VSS
J	SP0_TC_N	SP0_TC_P	SP_VDD	SP0_RC_P	SP0_RC_N	VSS	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	SP12_RA_N	SP12_RA_P	SP_VDD	SP12_TA_P	SP12_TA_N
K	VSS	VSS	VSS	VSS	SP_AVDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VSS	SP_AVDD	SP4_REXT	VSS	SP_VDD	VSS
L	SP0_TD_P	SP0_TD_N	SP_VDD	SP0_RD_N	SP0_RD_P	SP_AVDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	SP_AVDD	SP4_RB_P	SP4_RB_N	SP_VDD	SP4_TB_N	SP4_TB_P
M	VSS	SP_VDD	VSS	VSS	VSS	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VSS	SP_VDD	VSS	VSS	VSS	VSS
N	VSS	SP4_PWRDN	SP5_PWRDN	VDD_IO	VSS	VSS	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	SP4_RA_N	SP4_RA_P	SP_VDD	SP4_TA_P	SP4_TA_N
P	SP6_PWRDN	VDD_IO	SP7_PWRDN	VSS	VSS	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VSS	VSS	VSS	SP_VDD	VSS	VSS
R	VSS	SP10_PWRDN	SP11_PWRDN	VDD_IO	VSS	VSS	VSS	VSS	VSS	VSS	SP_AVDD	VSS	SP_AVDD	VSS	VSS	I2C_SA[0]	I2C_SA[1]	VSS	MCE5	BCE
T	VSS	VDD_IO	VDD_IO	VSS	VSS	VSS	SP2_RA_N	SP_VDD	SP2_RB_P	SP_AVDD	SP10_RA_N	SP_VDD	SP10_RB_P	SP_AVDD	VSS	SP_IO_SP_EED[0]	I2C_SEL	VSS	SP_RX_S_WAP	SP_TX_S_WAP
U	VSS	INT_B	VSS	VDD_IO	SP6_MOD_ESEL	VSS	SP2_RA_P	VSS	SP2_RB_N	SP2_REXT	SP10_RA_P	VSS	SP10_RB_N	SP10_REXT	VSS	SP_IO_SP_EED[1]	VDD_IO	I2C_DISA_BLE	VDD_IO	TMS
V	NC	VDD_IO	SW_RST_B	NC	SP12_PWRDN	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	VSS	SP0_MOD_ESEL	VSS	VSS	TDO	TDI
W	VSS	NC	VSS	VDD_IO	SP13_PWRDN	VSS	SP2_TA_P	VSS	SP2_TB_N	SP_VDD	SP10_TA_P	VSS	SP10_TB_N	SP_VDD	VSS	I2C_MA	SP2_PWRDN	I2C_SD	VDD_IO	TRST_B
Y	P_CLK	VDD_IO	HARD_RST_B	VSS	VSS	VSS	SP2_TA_N	VSS	SP2_TB_P	VSS	SP10_TA_N	VSS	SP10_TB_P	VSS	VSS	SP1_PWRDN	SP3_PWRDN	VSS	I2C_SCLK	ICK

**Legend**

 VSS	 JTAG	 Serial RapidIO Interface 0	 Serial RapidIO Interface 8
 VDD and VDD_IO	 SP_VDD	 Serial RapidIO Interface 2	 Serial RapidIO Interface 10
 Miscellaneous	 S_CLK_x	 Serial RapidIO Interface 4	 Serial RapidIO Interface 12
 No Ball, No Connect, and SP_AVDD		 Serial RapidIO Interface 6	 Serial RapidIO Interface 14

Copyright © August 2009 Integrate Device Technology (IDT). All rights reserved. Published in Canada.

Disclaimer: IDT assumes no responsibility for the accuracy or completeness of the information presented, which is subject to change without notice. In no event will IDT be liable for any direct, indirect, special, incidental or consequential damages, including lost profits, lost business or lost data, resulting from the use of or reliance upon the information, whether or not IDT has been advised of the possibility of such damages. Mention of non-IDT products or services is for information purposes only and constitutes neither an endorsement nor a recommendation.

**Revision History**

August 2009, 80B804A\_PN003\_02 -- No technical changes. Formatting was changed to reflect IDT.