


LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

Features

- ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location
- ◆ High-speed clock to data access
 - Commercial: 6.5/7.5/9ns (max.)
 - Industrial: 7.5ns (max.)
- ◆ Low-power operation
 - IDT709359/49L
 - Active: 925mW (typ.)
 - Standby: 2.5mW (typ.)
- ◆ Flow-Through or Pipelined output mode on either Port via the FT/PIPE pins
- ◆ Counter enable and reset features
- ◆ Dual chip enables allow for depth expansion without additional logic
- ◆ Full synchronous operation on both ports
 - 3.5ns setup to clock and 0ns hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 6.5ns clock to data out in the Pipelined output mode
 - Self-timed write allows fast cycle time
 - 10ns cycle time, 100MHz operation in Pipelined output mode
- ◆ Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- ◆ TTL-compatible, single 5V (±10%) power supply
- ◆ Industrial temperature range (–40°C to +85°C) is available for 83 MHz
- ◆ Available in a 100-pin Thin Quad Flatpack (TQFP) package
- ◆ Green parts available, see ordering information

Functional Block Diagram



5633 drw 01

NOTE:


1. A12 is a NC for IDT709349.

Description

The IDT709359/49 is a high-speed 8/4K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT709359/49 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by \overline{CE}_0 and CE_1 , permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 925mW of power.

Pin Configurations^(1,2,3,4)



NOTES:

1. A₁₂ is a NC for IDT709349.
2. All V_{cc} pins must be connected to power supply.
3. All GND pins must be connected to ground.
4. Package body is approximately 14mm x 14mm x 1.4mm
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names
\overline{CE}_{0L} , CE_{1L}	\overline{CE}_{0R} , CE_{1R}	Chip Enables ⁽³⁾
R/\overline{W}_L	R/\overline{W}_R	Read/Write Enable
\overline{OE}_L	\overline{OE}_R	Output Enable
$A_{0L} - A_{12L}^{(1)}$	$A_{0R} - A_{12R}^{(1)}$	Address
$I/O_{0L} - I/O_{17L}$	$I/O_{0R} - I/O_{17R}$	Data Input/Output
CLK_L	CLK_R	Clock
\overline{UB}_L	\overline{UB}_R	Upper Byte Select ⁽²⁾
\overline{LB}_L	\overline{LB}_R	Lower Byte Select ⁽²⁾
\overline{ADS}_L	\overline{ADS}_R	Address Strobe
\overline{CNTEN}_L	\overline{CNTEN}_R	Counter Enable
\overline{CNRST}_L	\overline{CNRST}_R	Counter Reset
$\overline{FT}/PIPE_L$	$\overline{FT}/PIPE_R$	Flow-Through/Pipeline
Vcc		Power (5V)
GND		Ground (0V)

NOTES:

1. A12 is a NC for IDT709349.
2. \overline{LB} and \overline{UB} are single buffered regardless of state of $\overline{FT}/PIPE$.
3. \overline{CE}_0 and CE_1 are single buffered when $\overline{FT}/PIPE = V_{IL}$, \overline{CE}_0 and CE_1 are double buffered when $\overline{FT}/PIPE = V_{IH}$, i.e. the signals take two cycles to deselect.

5633 tbl 01

Truth Table I—Read/Write and Enable Control^(1,2,3)

\overline{OE}	CLK	$\overline{CE}_0^{(5)}$	$CE_1^{(5)}$	$\overline{UB}^{(4)}$	$\overline{LB}^{(4)}$	R/ \overline{W}	Upper Byte I/O ₉₋₁₇	Lower Byte I/O ₀₋₈	Mode
X	↑	H	X	X	X	X	High-Z	High-Z	Deselected—Power Down
X	↑	X	L	X	X	X	High-Z	High-Z	Deselected—Power Down
X	↑	L	H	H	H	X	High-Z	High-Z	Both Bytes Deselected
X	↑	L	H	L	H	L	DATA _{IN}	High-Z	Write to Upper Byte Only
X	↑	L	H	H	L	L	High-Z	DATA _{IN}	Write to Lower Byte Only
X	↑	L	H	L	L	L	DATA _{IN}	DATA _{IN}	Write to Both Bytes
L	↑	L	H	L	H	H	DATA _{OUT}	High-Z	Read Upper Byte Only
L	↑	L	H	H	L	H	High-Z	DATA _{OUT}	Read Lower Byte Only
L	↑	L	H	L	L	H	DATA _{OUT}	DATA _{OUT}	Read Both Bytes
H	X	L	H	X	X	X	High-Z	High-Z	Outputs Disabled

NOTES:

1. "H" = V_{IH} , "L" = V_{IL} , "X" = Don't Care.
2. \overline{ADS} , \overline{CNTEN} , $\overline{CNRST} = X$.
3. \overline{OE} is an asynchronous input signal.
4. \overline{LB} and \overline{UB} are single buffered regardless of state of $\overline{FT}/PIPE$.
5. \overline{CE}_0 and CE_1 are single buffered when $\overline{FT}/PIPE = V_{IL}$. \overline{CE}_0 and CE_1 are double buffered when $\overline{FT}/PIPE = V_{IH}$, i.e. the signals take two cycles to deselect.

5633 tbl 02

Truth Table II—Address Counter Control^(1,2)

External Address	Previous Internal Address	Internal Address Used	CLK	\overline{ADS}	\overline{CNTEN}	\overline{CNRST}	I/O ⁽³⁾	MODE
An	X	An	↑	L ⁽⁴⁾	X	H	D _{VO} (n)	External Address Used
X	An	An + 1	↑	H	L ⁽⁵⁾	H	D _{VO} (n+1)	Counter Enabled—Internal Address generation
X	An + 1	An + 1	↑	H	H	H	D _{VO} (n+1)	External Address Blocked—Counter disabled (An + 1 reused)
X	X	A ₀	↑	X	X	L ⁽⁴⁾	D _{VO} (0)	Counter Reset to Address 0

NOTES:

- "H" = V_{IH}, "L" = V_{IL}, "X" = Don't Care.
- $\overline{CE_0}$, \overline{LB} , \overline{UB} , and \overline{OE} = V_{IL}; CE₁ and R \overline{W} = V_{IH}.
- Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
- \overline{ADS} and \overline{CNRST} are independent of all other signals including $\overline{CE_0}$, CE₁, \overline{UB} and \overline{LB} .
- The address counter advances if \overline{CNTEN} = V_{IL} on the rising edge of CLK, regardless of all other signals including $\overline{CE_0}$, CE₁, \overline{UB} and \overline{LB} .

5633 tbl 03

Recommended Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature ⁽¹⁾	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V \pm 10%
Industrial	-40°C to +85°C	0V	5.0V \pm 10%

5633 tbl 04

NOTES:

- Industrial temperature: for specific speeds, packages and powers contact your sales office.
- This is the parameter T_A. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽¹⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽²⁾	—	0.8	V

5633 tbl 05

NOTES:

- V_{TERM} must not exceed V_{CC} + 10%.
- V_{IL} \geq -1.5V for pulse width less than 10ns.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	50	mA

5633 tbl 06

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of V_{TERM} \geq V_{CC} + 10%.

Capacitance⁽¹⁾(T_A = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	9	pF
C _{OUT} ⁽³⁾	Output Capacitance	V _{OUT} = 3dV	10	pF

5633 tbl 07

NOTES:

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- C_{OUT} also references C_{I/O}.

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	709359/49L		Unit
			Min.	Max.	
$ I_{LI} $	Input Leakage Current ⁽¹⁾	$V_{CC} = 5.5V, V_{IN} = 0V$ to V_{CC}	—	5	μA
$ I_{LO} $	Output Leakage Current	$\overline{CE}_D = V_{IH}$ or $CE_1 = V_{IL}, V_{OUT} = 0V$ to V_{CC}	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = +4mA$	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4	—	V

5633 tbl 08

NOTE:

- At $V_{CC} \leq 2.0V$ input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽³⁾ ($V_{CC} = 5V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	709359/49L6 Com'l Only		709359/49L7 Com'l & Ind		709359/49L9 Com'l Only		Unit
				Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	\overline{CE}_L and $\overline{CE}_R = V_{IL}$ Outputs Disabled $f = f_{MAX}^{(1)}$	COM'L L	230	430	210	400	185	360	mA
			IND L	—	—	210	440	—	—	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ $f = f_{MAX}^{(1)}$	COM'L L	45	115	40	105	35	95	mA
			IND L	—	—	40	120	—	—	
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^A = V_{IL}$ and $\overline{CE}^B = V_{IH}^{(3)}$ Active Port Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L L	150	235	135	220	120	205	mA
			IND L	—	—	135	235	—	—	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports CE_R and $CE_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(2)}$	COM'L L	0.5	3.0	0.5	3.0	0.5	3.0	mA
			IND L	—	—	0.5	3.0	—	—	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}^A \leq 0.2V$ and $\overline{CE}^B \geq V_{CC} - 0.2V^{(5)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, Active Port Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L L	160	210	130	190	110	170	mA
			IND L	—	—	130	205	—	—	

5633 tbl 09


NOTES:

- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of $1/t_{cvc}$, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- $f = 0$ means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- $V_{CC} = 5V, T_A = 25^\circ C$ for Typ, and are not production tested. $I_{CC DC}(f=0) = 150mA$ (Typ).
- $CE_X = V_{IL}$ means $\overline{CE}_{0X} = V_{IL}$ and $CE_{1X} = V_{IH}$
 $CE_X = V_{IH}$ means $\overline{CE}_{0X} = V_{IH}$ or $CE_{1X} = V_{IL}$
 $CE_X \leq 0.2V$ means $\overline{CE}_{0X} \leq 0.2V$ and $CE_{1X} \geq V_{CC} - 0.2V$
 $CE_X \geq V_{CC} - 0.2V$ means $\overline{CE}_{0X} \geq V_{CC} - 0.2V$ or $CE_{1X} \leq 0.2V$
"X" represents "L" for left port or "R" for right port.

AC Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	2ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2 and 3

5633 tbl 10




5633 drw 04

Figure 1. AC Output Test load.



5633 drw 05

Figure 2. Output Test Load
(For t_{CKLZ}, t_{CKHZ}, t_{OLZ}, and t_{OHZ}).
*Including scope and jig.



5633 drw 06

Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)⁽³⁾ (V_{CC} = 5V ± 10%)


Symbol	Parameter	709359/49L6 Com'l Only		709359/49L7 Com'l & Ind		709359/49L9 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{CYC1}	Clock Cycle Time (Flow-Through) ⁽²⁾	19	—	22	—	25	—	ns
t _{CYC2}	Clock Cycle Time (Pipelined) ⁽²⁾	10	—	12	—	15	—	ns
t _{CH1}	Clock High Time (Flow-Through) ⁽²⁾	6.5	—	7.5	—	12	—	ns
t _{CL1}	Clock Low Time (Flow-Through) ⁽²⁾	6.5	—	7.5	—	12	—	ns
t _{CH2}	Clock High Time (Pipelined) ⁽²⁾	4	—	5	—	6	—	ns
t _{CL2}	Clock Low Time (Pipelined) ⁽²⁾	4	—	5	—	6	—	ns
t _r	Clock Rise Time	—	3	—	3	—	3	ns
t _f	Clock Fall Time	—	3	—	3	—	3	ns
t _{SA}	Address Setup Time	3.5	—	4	—	4	—	ns
t _{HA}	Address Hold Time	0	—	0	—	1	—	ns
t _{SC}	Chip Enable Setup Time	3.5	—	4	—	4	—	ns
t _{HC}	Chip Enable Hold Time	0	—	0	—	1	—	ns
t _{SB}	Byte Enable Setup Time	3.5	—	4	—	4	—	ns
t _{HB}	Byte Enable Hold Time	0	—	0	—	1	—	ns
t _{SW}	R/W Setup Time	3.5	—	4	—	4	—	ns
t _{HW}	R/W Hold Time	0	—	0	—	1	—	ns
t _{SD}	Input Data Setup Time	3.5	—	4	—	4	—	ns
t _{HD}	Input Data Hold Time	0	—	0	—	1	—	ns
t _{SAD}	$\overline{\text{ADS}}$ Setup Time	3.5	—	4	—	4	—	ns
t _{HAD}	$\overline{\text{ADS}}$ Hold Time	0	—	0	—	1	—	ns
t _{SCN}	$\overline{\text{CNTEN}}$ Setup Time	3.5	—	4	—	4	—	ns
t _{HCN}	$\overline{\text{CNTEN}}$ Hold Time	0	—	0	—	1	—	ns
t _{SRST}	$\overline{\text{CNTRST}}$ Setup Time	3.5	—	4	—	4	—	ns
t _{HRST}	$\overline{\text{CNTRST}}$ Hold Time	0	—	0	—	1	—	ns
t _{OE}	Output Enable to Data Valid	—	6.5	—	7.5	—	9	ns
t _{OLZ}	Output Enable to Output Low-Z ⁽¹⁾	2	—	2	—	2	—	ns
t _{OHZ}	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
t _{CD1}	Clock to Data Valid (Flow-Through) ⁽²⁾	—	15	—	18	—	20	ns
t _{CD2}	Clock to Data Valid (Pipelined) ⁽²⁾	—	6.5	—	7.5	—	9	ns
t _{DC}	Data Output Hold After Clock High	2	—	2	—	2	—	ns
t _{CKHZ}	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
t _{CKLZ}	Clock High to Output Low-Z ⁽¹⁾	2	—	2	—	2	—	ns
Port-to-Port Delay								
t _{CWDD}	Write Port Clock High to Read Data Delay	—	24	—	28	—	35	ns
t _{CCS}	Clock-to-Clock Setup Time	—	9	—	10	—	15	ns

NOTES:

- Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.
- The Pipelined output parameters (t_{CYC2}, t_{CD2}) to either the Left or Right ports when $\overline{\text{FT}}/\text{PIPE} = \text{V}_{\text{IH}}$. Flow-Through parameters (t_{CYC1}, t_{CD1}) apply when $\overline{\text{FT}}/\text{PIPE} = \text{V}_{\text{IL}}$ for that port.
- All input signals are synchronous with respect to the clock except for the asynchronous Output Enable ($\overline{\text{OE}}$), $\overline{\text{FT}}/\text{PIPER}$ and $\overline{\text{FT}}/\text{PIPEL}$.


5633 tbl 11

Timing Waveform of Read Cycle for Flow-Through Output ($\overline{\text{FT}}/\text{PIPE} \text{ "X" } = \text{V}_{\text{IL}}$)^(3,7)



5633 drw 07

Timing Waveform of Read Cycle for Pipelined Operation ($\overline{\text{FT}}/\text{PIPE} \text{ "X" } = \text{V}_{\text{IH}}$)^(3,7)




5633 drw 08

NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. $\overline{\text{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
3. $\overline{\text{ADS}} = \text{V}_{\text{IL}}$, $\overline{\text{CNTEN}}$ and $\overline{\text{CNRST}} = \text{V}_{\text{IH}}$.
4. The output is disabled (High-Impedance state) by $\overline{\text{CE}}_0 = \text{V}_{\text{IH}}$, $\text{CE}_1 = \text{V}_{\text{IL}}$, following the next rising edge of the clock. Refer to Truth Table 1.
5. Addresses do not have to be accessed sequentially since $\overline{\text{ADS}} = \text{V}_{\text{IL}}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
6. If $\overline{\text{UB}}$ or $\overline{\text{LB}}$ was HIGH, then the Upper Byte and/or Lower Byte of DATAout for Qn + 2 would be disabled (High-Impedance state).
7. "X" here denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read^(1,2)



5633 drw 09

Timing Waveform of Write with Port-to-Port Flow-Through Read^(4,5,7)




5633 drw 10


NOTES:

1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709359/49 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2. \overline{UB} , \overline{LB} , \overline{OE} , and $\overline{ADS} = V_{IL}$; $CE_{1(B1)}$, $CE_{1(B2)}$, R/\overline{W} , \overline{CNTEN} , and $\overline{CNRST} = V_{IH}$.
3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
4. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $\overline{ADS} = V_{IL}$; CE_1 , \overline{CNTEN} , and $\overline{CNRST} = V_{IH}$.
5. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
6. If $t_{CCS} \leq$ maximum specified, then data from right port READ is not valid until the maximum specified for $tcwdd$. If $t_{CCS} >$ maximum specified, then data from right port READ is not valid until $t_{CCS} + t_{CD1}$. $tcwdd$ does not apply in this case.
7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{OE} = V_{IL}$)⁽³⁾




Timing Waveform of Pipelined Read-to-Write-to-Read (\overline{OE} Controlled)⁽³⁾




NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $\overline{ADS} = V_{IL}$; CE_1 , \overline{CNTEN} , and $\overline{CNTRST} = V_{IH}$. "NOP" is "No Operation".
4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{OE} = V_{IL}$)⁽³⁾




Timing Waveform of Flow-Through Read-to-Write-to-Read (\overline{OE} Controlled)⁽³⁾



NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle's control signals.
3. $\overline{CE0}$, \overline{UB} , \overline{LB} , and $\overline{ADS} = V_{IL}$; $CE1$, \overline{CNTEN} , and $\overline{CNRST} = V_{IH}$. "NOP" is "No Operation".
4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



5633 drw 15

Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




5633 drw 16


NOTES:

- \overline{CE}_0 , \overline{OE} , \overline{UB} , and $\overline{LB} = V_{IL}$; CE_1 , R/\overline{W} , and $\overline{CNTRST} = V_{IH}$.
- If there is no address change via $\overline{ADS} = V_{IL}$ (loading a new address) or $\overline{CNTEN} = V_{IL}$ (advancing the address), i.e. $\overline{ADS} = V_{IH}$ and $\overline{CNTEN} = V_{IH}$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)⁽²⁾



NOTES:

1. $\overline{CE}_0, \overline{UB}, \overline{LB}$ and $R/\overline{W} = V_{IL}$; CE_1 and $\overline{CNTRST} = V_{IH}$.
2. $\overline{CE}_0, \overline{UB}, \overline{LB} = V_{IL}$; $CE_1 = V_{IH}$.
3. The "Internal Address" is equal to the "External Address" when $\overline{ADS} = V_{IL}$ and equals the counter output when $\overline{ADS} = V_{IH}$.
4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle.
7. $\overline{CNTEN} = V_{IL}$ advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

A Functional Description

The IDT709359/49 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

$\overline{CE}_0 = V_{IH}$ or $CE_1 = V_{IL}$ for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709359/49's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with $\overline{CE}_0 = V_{IL}$ and $CE_1 = V_{IH}$ to re-activate the outputs.

Depth and Width Expansion

The IDT709359/49 features dual chip enables (refer to Truth Table 1) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT709359/49 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 36-bit or wider applications.





Figure 4. Depth and Width Expansion with IDT709359/49

NOTE:

1. A13 is for IDT709359, A12 is for IDT709349.

Ordering Information



5633 drw 20

NOTES:

- Contact your local sales office for industrial temp range for other speeds, packages and powers.
- Green parts available. For specific speeds, packages and powers contact your sales office.

LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

Datasheet Document History

07/08/02:	Initial Public Release
08/18/03:	Removed Preliminary status Page 16 Added IDT Clock Solution Table
10/21/08:	Page 16 Removed "IDT" from orderable part number
05/21/15:	Page 1 Added green availability to Features Page 1 Removed 100-pin fine pitch Ball Grid Array fpBGA offering from Features Page 2 Removed IDT in reference to fabrication Page 3 The package code PN100-1 changed to PN100 to match standard package codes Page 3 Removed the date for the PN100-pin TQFP configuration Page 4 Removed the 100-pin fine pitch Ball Grid Array fpBGA configuration and corresponding footnotes Page 5 Corrected typo in footnote text Page 7 Corrected typo in the Typical Output Derating drawing Page 8 Removed the commercial temp range from the AC Elec Chars Read & Write Cycle Timing table title Page 15 Added Tape & Reel and Green indicators with their footnote annotations to the Ordering Information Page 15 Removed the 100-pin TQFP fpBGA from the Ordering Information Page 15 Removed IDT Clock table
02/08/18:	Product Discontinuation Notice - PDN# SP-17-02 Last time buy expires June 15, 2018

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.