FEATURES:
- 256 x 18-bit organization array (IDT72V205)
- 512 x 18-bit organization array (IDT72V215)
- 1,024 x 18-bit organization array (IDT72V225)
- 2,048 x 18-bit organization array (IDT72V235)
- 4,096 x 18-bit organization array (IDT72V245)
- 10 ns read/write cycle time
- 5V input tolerant
- IDT Standard or First Word Fall Through timing
- Single or double register-buffered Empty and Full flags
- Easily expandable in depth and width
- Asynchronous or coincident Read and Write Clocks
- Asynchronous or synchronous programmable Almost-Empty and Almost-Full flags with default settings
- Half-Full flag capability
- Output enable puts output data bus in high-impedance state
- High-performance submicron CMOS technology
- Available in a 64-lead thin quad flatpack (TQFP/STQFP)
- Industrial temperature range (−40°C to +85°C) is available
- Green parts available, see ordering information

DESCRIPTION:
The IDT72V205/72V215/72V225/72V235/72V245 are functionally compatible versions of the IDT72205LB/72215LB/72225LB/72235LB/72245LB, designed to run off a 3.3V supply for exceptionally low power consumption. These devices are very high-speed, low-power First-In, First-Out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication.

These FIFOs have 18-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and an input enable pin (WEN). Data is read into the synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin (REN). The Read Clock (RCLK) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An Output Enable pin (OE) is provided on the read port for three-state control of the output.
DESCRIPTION (CONTINUED)

The synchronous FIFOs have two fixed flags, Empty Flag/Output Ready (EF/OR) and Full Flag/Input Ready (FF/IR), and two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF). The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the Load pin (LD). A Half-Full flag (HF) is available when the FIFO is used in a single device configuration.

There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall-Through (FWFT) mode.

In IDT Standard Mode, the first word written to an empty FIFO will not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating REN and enabling a rising RCLK edge, will shift the word from internal memory to the data output lines.

In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. A REN does not have to be asserted for accessing the first word.

These devices are depth expandable using a Daisy-Chain technique or First Word Fall Through mode (FWFT). The XI and XO pins are used to expand the FIFOs. In depth expansion configuration, First Load (FL) is grounded on the first device and set to HIGH for all other devices in the Daisy Chain.

The IDT72V205/72V215/72V225/72V235/72V245 are fabricated using high-speed submicron CMOS technology.
## PIN DESCRIPTION

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Name</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0–D17</td>
<td>Data Inputs</td>
<td>I</td>
<td>Data inputs for an 18-bit bus.</td>
</tr>
<tr>
<td>RS</td>
<td>Reset</td>
<td>I</td>
<td>When RS is set LOW, internal read and write pointers are set to the first location of the RAM array. FF and PAF go HIGH, and PAE and EF go LOW. A reset is required before an initial WRITE after power-up.</td>
</tr>
<tr>
<td>WCLK</td>
<td>Write Clock</td>
<td>I</td>
<td>When WEN is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.</td>
</tr>
<tr>
<td>WEN</td>
<td>Write Enable</td>
<td>I</td>
<td>When WEN is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When WEN is HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the FF is LOW.</td>
</tr>
<tr>
<td>RCLK</td>
<td>Read Clock</td>
<td>I</td>
<td>When REN is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty.</td>
</tr>
<tr>
<td>REN</td>
<td>Read Enable</td>
<td>I</td>
<td>When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When REN is HIGH, the output register holds the previous data. Data will not be read from the FIFO if the EF is LOW.</td>
</tr>
<tr>
<td>OE</td>
<td>Output Enable</td>
<td>I</td>
<td>When OE is LOW, the data output bus is active. If OE is HIGH, the output data bus will be in a high-impedance state.</td>
</tr>
<tr>
<td>LD</td>
<td>Load</td>
<td>I</td>
<td>When LD is LOW, data on the inputs D0–D11 is written to the offset and depth registers on the LOW-to-HIGH transition of the WCLK, when WEN is LOW. When LD is LOW, data on the outputs Q0–Q11 is read from the offset and depth registers on the LOW-to-HIGH transition of the RCLK, when REN is LOW.</td>
</tr>
<tr>
<td>FL</td>
<td>First Load</td>
<td>I</td>
<td>In the single device or width expansion configuration, FL together with WX and RX determine if the mode is IDT Standard mode or First Word Fall Through (FWFT) mode, as well as whether the PAE/PAF flags are synchronous or asynchronous. (See Table 1.) In the Daisy Chain Depth Expansion configuration, FL is grounded on the first device (first load device) and set to HIGH for all other devices in the Daisy Chain.</td>
</tr>
<tr>
<td>WX</td>
<td>Write Expansion Input</td>
<td>I</td>
<td>In the single device or width expansion configuration, WX together with FL and RX determine if the mode is IDT Standard mode or FWFT mode, as well as whether the PAE/PAF flags are synchronous or asynchronous. (See Table 1.) In the Daisy Chain Depth Expansion configuration, WX is connected to WXO (Write Expansion Out) of the previous device.</td>
</tr>
<tr>
<td>RX</td>
<td>Read Expansion Input</td>
<td>I</td>
<td>In the single device or width expansion configuration, RX together with FL and WX determine if the mode is IDT Standard mode or FWFT mode, as well as whether the PAE/PAF flags are synchronous or asynchronous. (See Table 1.) In the Daisy Chain Depth Expansion configuration, RX is connected to RXO (Read Expansion Out) of the previous device.</td>
</tr>
<tr>
<td>FF/IR</td>
<td>Full Flag/</td>
<td>O</td>
<td>In the IDT Standard mode, the FF function is selected. FF indicates whether or not the FIFO memory is full. In the FWFT mode, the IR function is selected. IR indicates whether or not there is space available for writing to the FIFO memory.</td>
</tr>
<tr>
<td>EF/OR</td>
<td>Empty Flag/</td>
<td>O</td>
<td>In the IDT Standard mode, the EF function is selected. EF indicates whether or not the FIFO memory is empty. In FWFT mode, the OR function is selected. OR indicates whether or not there is valid data available at the outputs.</td>
</tr>
<tr>
<td>PAE</td>
<td>Programmable</td>
<td>O</td>
<td>When PAE is LOW, the FIFO is almost-empty based on the offset programmed into the FIFO. The default offset at reset is 31 from empty for IDT7V205, 63 from empty for IDT7V215, and 127 from empty for IDT7V225/72V235/72V245.</td>
</tr>
<tr>
<td>PAF</td>
<td>Programmable</td>
<td>O</td>
<td>When PAF is LOW, the FIFO is almost-full based on the offset programmed into the FIFO. The default offset at reset is 31 from full for IDT7V205, 63 from full for IDT7V215, and 127 from full for IDT7V225/72V235/72V245.</td>
</tr>
<tr>
<td>WXO/HF</td>
<td>Write Expansion Out</td>
<td>O</td>
<td>In the single device or width expansion configuration, the device is more than half full when HF is LOW. In the depth expansion configuration, a pulse is sent from WXO to WX of the next device when the last location in the FIFO is written.</td>
</tr>
<tr>
<td>RXO</td>
<td>Read Expansion Out</td>
<td>O</td>
<td>In the depth expansion configuration, a pulse is sent from RXO to RXI of the next device when the last location in the FIFO is read.</td>
</tr>
<tr>
<td>Q0–Q17</td>
<td>Data Outputs</td>
<td>O</td>
<td>Data outputs for an 18-bit bus.</td>
</tr>
<tr>
<td>Vcc</td>
<td>Power</td>
<td>+3.3V power supply pins.</td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>Ground</td>
<td></td>
<td>Seven ground pins.</td>
</tr>
</tbody>
</table>

© 2019 Renesas Electronics Corporation
### Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Rating</th>
<th>Commercial</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VTERM(2)</td>
<td>Terminal Voltage with respect to GND</td>
<td>-0.5 to +5</td>
<td>V</td>
</tr>
<tr>
<td>TSTG</td>
<td>Storage Temperature</td>
<td>-55 to +125</td>
<td>°C</td>
</tr>
<tr>
<td>IOUT</td>
<td>DC Output Current</td>
<td>-50 to +50</td>
<td>mA</td>
</tr>
</tbody>
</table>

**NOTES:**
1. Stresses greater than those listed under **Absolute Maximum Ratings** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VCC terminal only.

### DC Electrical Characteristics

(Commercial: VCC = 3.3V ± 0.3V, TA = 0°C to +70°C; Industrial: VCC = 3.3V ± 0.3V, TA = -40°C to +85°C)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>IVH(1)</td>
<td>Input High Voltage</td>
<td>-0.5</td>
<td>—</td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td>VIL(1)</td>
<td>Input Low Voltage</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>TA(2)</td>
<td>Operating Temperature</td>
<td>0</td>
<td>—</td>
<td>70</td>
<td>°C</td>
</tr>
<tr>
<td>TA(2)</td>
<td>Operating Temperature</td>
<td>-40</td>
<td>—</td>
<td>85</td>
<td>°C</td>
</tr>
</tbody>
</table>

**NOTES:**
1. 1.5V undershoots are allowed for 10ns once per cycle.
2. Characterized values, not currently tested.
3. OE ≥ VIH, 0.4 ≤ VOUT ≤ VCC.
4. Tested with outputs disabled (IOUT = 0).
5. RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.
6. Typical Icc1 = 2.04 + 0.88*fS + 0.02*CL*fS (in mA).
7. All inputs = Vcc - 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.

### Capacitance (TA = +25°C, f = 1.0MHz)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter(1)</th>
<th>Conditions</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIN(2)</td>
<td>Input Capacitance</td>
<td>VIN = 0V</td>
<td>10</td>
<td>pF</td>
</tr>
<tr>
<td>COUT(1,2)</td>
<td>Output Capacitance</td>
<td>VOUT = 0V</td>
<td>10</td>
<td>pF</td>
</tr>
</tbody>
</table>

**NOTES:**
2. Characterized values, not currently tested.
# AC ELECTRICAL CHARACTERISTICS

(Commercial: VCC = 3.3V ± 0.3V, TA = 0°C to +70°C; Industrial: VCC = 3.3V ± 0.3V, TA = -40°C to +85°C)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Commercial</th>
<th>Com'l &amp; Ind'(^{(1)})</th>
<th>Commercial</th>
</tr>
</thead>
<tbody>
<tr>
<td>f_s</td>
<td>Clock Cycle Frequency</td>
<td>—</td>
<td>100</td>
<td>—</td>
</tr>
<tr>
<td>t_{DA}</td>
<td>Data Access Time</td>
<td>2</td>
<td>6.5</td>
<td>2</td>
</tr>
<tr>
<td>t_{CLK}</td>
<td>Clock Cycle Time</td>
<td>10</td>
<td>—</td>
<td>15</td>
</tr>
<tr>
<td>t_{CLKH}</td>
<td>Clock HIGH Time</td>
<td>4.5</td>
<td>—</td>
<td>6</td>
</tr>
<tr>
<td>t_{CLKL}</td>
<td>Clock LOW Time</td>
<td>4.5</td>
<td>—</td>
<td>6</td>
</tr>
<tr>
<td>t_{ds}</td>
<td>Data Set-up Time</td>
<td>3</td>
<td>—</td>
<td>4</td>
</tr>
<tr>
<td>t_{DH}</td>
<td>Data Hold Time</td>
<td>0.5</td>
<td>—</td>
<td>1</td>
</tr>
<tr>
<td>t_{ENS}</td>
<td>Enable Set-up Time</td>
<td>3</td>
<td>—</td>
<td>4</td>
</tr>
<tr>
<td>t_{ENH}</td>
<td>Enable Hold Time</td>
<td>0.5</td>
<td>—</td>
<td>1</td>
</tr>
<tr>
<td>t_{bR}</td>
<td>Reset Pulse Width(^{(2)})</td>
<td>10</td>
<td>—</td>
<td>15</td>
</tr>
<tr>
<td>t_{bSS}</td>
<td>Reset Set-up Time</td>
<td>8</td>
<td>—</td>
<td>10</td>
</tr>
<tr>
<td>t_{bSR}</td>
<td>Reset Recovery Time</td>
<td>8</td>
<td>—</td>
<td>10</td>
</tr>
<tr>
<td>t_{bSF}</td>
<td>Reset to Flag and Output Time</td>
<td>—</td>
<td>15</td>
<td>—</td>
</tr>
<tr>
<td>t_{CL L}</td>
<td>Output Enable to Output in Low-Z(^{(3)})</td>
<td>0</td>
<td>—</td>
<td>0</td>
</tr>
<tr>
<td>t_{CEO}</td>
<td>Output Enable to Output Valid</td>
<td>—</td>
<td>6</td>
<td>3</td>
</tr>
<tr>
<td>t_{CH Z}</td>
<td>Output Enable to Output in High-Z(^{(3)})</td>
<td>1</td>
<td>6</td>
<td>3</td>
</tr>
<tr>
<td>t_{WFF}</td>
<td>Write Clock to Full Flag</td>
<td>—</td>
<td>6.5</td>
<td>—</td>
</tr>
<tr>
<td>t_{BEF}</td>
<td>Read Clock to Empty Flag</td>
<td>—</td>
<td>6.5</td>
<td>—</td>
</tr>
<tr>
<td>t_{PAF}</td>
<td>Clock to Asynchronous Programmable Almost-Full Flag</td>
<td>—</td>
<td>17</td>
<td>—</td>
</tr>
<tr>
<td>t_{PAFS}</td>
<td>Write Clock to Synchronous Programmable Almost-Full Flag</td>
<td>—</td>
<td>8</td>
<td>—</td>
</tr>
<tr>
<td>t_{PAE}</td>
<td>Clock to Asynchronous Programmable Almost-Empty Flag</td>
<td>—</td>
<td>17</td>
<td>—</td>
</tr>
<tr>
<td>t_{PAES}</td>
<td>Read Clock to Synchronous Programmable Almost-Empty Flag</td>
<td>—</td>
<td>8</td>
<td>—</td>
</tr>
<tr>
<td>t_{HF}</td>
<td>Clock to Half-Full Flag</td>
<td>—</td>
<td>17</td>
<td>—</td>
</tr>
<tr>
<td>t_{OE}</td>
<td>Clock to Expansion Out</td>
<td>—</td>
<td>6.5</td>
<td>—</td>
</tr>
<tr>
<td>t_{E}</td>
<td>Expansion In Pulse Width</td>
<td>3</td>
<td>—</td>
<td>6.5</td>
</tr>
<tr>
<td>t_{ES}</td>
<td>Expansion In Set-Up Time</td>
<td>3</td>
<td>—</td>
<td>5</td>
</tr>
<tr>
<td>t_{SKW1}</td>
<td>Skew time between Read Clock &amp; Write Clock for FF/IR and EF/OR</td>
<td>5</td>
<td>—</td>
<td>6</td>
</tr>
<tr>
<td>t_{SKW2} (^{(4)})</td>
<td>Skew time between Read Clock &amp; Write Clock for (\text{PAE}) and PAF</td>
<td>14</td>
<td>—</td>
<td>18</td>
</tr>
</tbody>
</table>

## AC TEST CONDITIONS

- **Input Pulse Levels**
- **Input Rise/Fall Times**
- **Input Timing Reference Levels**
- **Output Reference Levels**
- **Output Load**

<table>
<thead>
<tr>
<th>D.U.T.</th>
<th>3.3V</th>
</tr>
</thead>
<tbody>
<tr>
<td>330Ω</td>
<td></td>
</tr>
<tr>
<td>510Ω</td>
<td></td>
</tr>
<tr>
<td>30pF(^{*})</td>
<td>Includes jig and scope capacitances.</td>
</tr>
</tbody>
</table>

---

**NOTES:**

1. Industrial temperature range product for the 15ns speed grade is available as a standard device. All other speed grades are available by special order.
2. Pulse widths less than minimum values are not allowed.
3. Values guaranteed by design, not currently tested.
4. t_{SKW2} applies to synchronous \(\text{PAE}\) and synchronous PAF only.

---

© 2019 Renesas Electronics Corporation
FUNCTIONAL DESCRIPTION

TIMING MODES: IDT STANDARD vs FIRST WORD FALL THROUGH (FWFT) MODE

The IDT72V205/72V215/72V225/72V235/72V245 support two different timing modes of operation. The selection of which mode will operate is determined during configuration at Reset (RS). During a RS operation, the First Load (FL), Read Expansion Input (RXI), and Write Expansion Input (WXI) pins are used to select the timing mode per the truth table shown in Table 3. In IDT Standard Mode, the first word written to an empty FIFO will not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating Read Enable (REN) and enabling a rising Read Clock (RCLK) edge, will shift the word from internal memory to the data output lines. In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. A REN does not have to be asserted for accessing the first word.

Various signals, both input and output signals operate differently depending on which timing mode is in effect.

IDT STANDARD MODE

In this mode, the status flags, FF, PAF, HF, PAE, and EF operate in the manner outlined in Table 1. To write data into the FIFO, Write Enable (WEN) must be LOW. Data presented to the DATA IN lines will be clocked into the FIFO on subsequent transitions of the Write Clock (WCLK). After the first write is performed, the Empty Flag (EF) will go HIGH. Subsequent writes will continue to fill up the FIFO. The Programmable Almost-Empty flag (PAE) will go HIGH after n + 1 words have been loaded into the FIFO, where n is the empty offset value. The default setting for this value is stated in the footnote of Table 1. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

If one continued to write data into the FIFO, and we assumed no read operations were taking place, the Half-Flag (HF) would toggle to LOW once the 129th (72V205), 257th (72V215), 513th (72V225), 1,025th (72V235), and 2,049th (72V245) word respectively was written into the FIFO. Continuing to write data into the FIFO will cause the Programmable Almost-Full Flag (PAF) to go LOW. Again, if no reads are performed, the PAF will go LOW after (256-m) writes for the IDT72V205, (512-m) writes for the IDT72V215, (1,024-m) writes for the IDT72V225, (2,048-m) writes for the IDT72V235, and (4,096-m) writes for the IDT72V245, where m is the full offset value. The default setting for this value is stated in the footnote of Table 2. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

If one continued to write data into the FIFO, and we assumed no read operations were taking place, the Half-Flag (HF) would toggle to LOW once the 129th (72V205), 257th (72V215), 513th (72V225), 1,025th (72V235), and 2,049th (72V245) word respectively was written into the FIFO. Continuing to write data into the FIFO will cause the Programmable Almost-Full Flag (PAF) to go LOW. Again, if no reads are performed, the PAF will go LOW after (256-m) writes for the IDT72V205, (512-m) writes for the IDT72V215, (1,024-m) writes for the IDT72V225, (2,048-m) writes for the IDT72V235, and (4,096-m) writes for the IDT72V245, where m is the full offset value. The default setting for this value is stated in the footnote of Table 2. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

If the FIFO is full, the Input Ready (IR) flag will go HIGH, inhibiting further write operations. If no reads are performed after a reset, IR will go HIGH after D writes to the FIFO. D = 257 writes for the IDT72V205, 513 for the IDT72V215, 1,025 for the IDT72V225, 2,049 for the IDT72V235 and 4,097 for the IDT72V245. Note that the additional word in FWFT mode is due to the capacity of the memory plus output register. If the FIFO is full, the first read operation will cause the IR flag to go LOW. Subsequent read operations will cause the PAF and HF to go HIGH at the conditions described in Table 2. If further read operations occur, without write operations, the PAE will go LOW when there are n + 1 words in the FIFO, where n is the empty offset value. If there is no empty offset specified, the PAE will be LOW when the device is 32 away from completely empty for IDT72V205, 64 away from completely empty for IDT72V215, 128 away from completely empty for IDT72V225/72V235/72V245. Continuing read operations will cause the FIFO to be empty. When the last word has been read from the FIFO, the EF will go LOW inhibiting further read operations. REN is ignored when the FIFO is empty.

FIRST WORD FALL THROUGH MODE (FWFT)

In this mode, the status flags, IR, PAF, HF, PAE, and OR operate in the manner outlined in Table 2. To write data into the FIFO, WEN must be LOW. Data presented to the DATA IN lines will be clocked into the FIFO on subsequent transitions of WCLK. After the first write is performed, the Output Ready (OR) flag will go LOW. Subsequent writes will continue to fill up the FIFO. PAF will go HIGH after n + 2 words have been loaded into the FIFO, where n is the empty offset value. The default setting for this value is stated in the footnote of Table 2. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

If one continued to write data into the FIFO, and we assumed no read operations were taking place, the HF would toggle to LOW once the 130th (72V205), 258th (72V215), 514th (72V225), 1,026th (72V235), and 2,050th (72V245) word respectively was written into the FIFO. Continuing to write data into the FIFO will cause the PAF to go LOW. Again, if no reads are performed, the PAF will go LOW after (257-m) writes for the IDT72V205, (513-m) writes for the IDT72V215, (1,025-m) writes for the IDT72V225, (2,049-m) writes for the IDT72V235 and (4,097-m) writes for the IDT72V245, where m is the full offset value. The default setting for this value is stated in the footnote of Table 2.

When the FIFO is full, the Input Ready (IR) flag will go HIGH, inhibiting further write operations. If no reads are performed after a reset, IR will go HIGH after D writes to the FIFO. D = 257 writes for the IDT72V205, 513 for the IDT72V215, 1,025 for the IDT72V225, 2,049 for the IDT72V235 and 4,097 for the IDT72V245. Note that the additional word in FWFT mode is due to the capacity of the memory plus output register. If the FIFO is full, the first read operation will cause the IR flag to go LOW. Subsequent read operations will cause the PAF and HF to go HIGH at the conditions described in Table 2. If further read operations occur, without write operations, the PAE will go LOW when there are n + 1 words in the FIFO, where n is the empty offset value. If there is no empty offset specified, the PAE will be LOW when the device is 32 away from completely empty for IDT72V205, 64 away from completely empty for IDT72V215, 128 away from completely empty for IDT72V225/72V235/72V245. Continuing read operations will cause the FIFO to be empty. When the last word has been read from the FIFO, OR will go HIGH inhibiting further read operations. REN is ignored when the FIFO is empty.

PROGRAMMABLE FLAG LOADING

Full and Empty flag offset values can be user programmable. The IDT72V205/72V215/72V225/72V235/72V245 has internal registers for these offsets. Default settings are stated in the footnotes of Table 1 and Table 2. Offset values are loaded into the FIFO using the data input lines D0-D11. To load the offset registers, the Load (LD) pin and WEN pin must be held LOW. Data present on D0-D11 will be transferred into the Empty Offset register on the first LOW-to-HIGH transition of WCLK. By continuing to hold the LD and WEN pin low, data present on D0-D11 will be transferred into the Full Offset register on the next transition of the WCLK. The third transition again writes to the Empty Offset register. Writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the LD pin HIGH, the FIFO is returned to normal read/write operation. When the LD pin and WEN are again set LOW, the next offset register in sequence is written.
The contents of the offset registers can be read on the data output lines Q0-Q11 when the LD pin is set LOW and REN is set LOW. Data can then be read on the next LOW-to-HIGH transition of RCLK. The first transition of RCLK will present the empty offset value to the data output lines. The next transition of RCLK will present the full offset value. Offset register content can be read out in the IDT Standard mode only. It cannot be read in the FWFT mode.

**SYNCHRONOUS vs ASYNCHRONOUS PROGRAMMABLE FLAG TIMING SELECTION**

The IDT72V205/72V215/72V225/72V235/72V245 can be configured during the "Configuration at Reset" cycle described in Table 3 with either asynchronous or synchronous timing for PAE and PAF flags.

If asynchronous PAE/PAF configuration is selected (as per Table 3), the PAE is asserted LOW on the LOW-to-HIGH transition of RCLK. PAE is reset to HIGH on the LOW-to-HIGH transition of WCLK. Similarly, the PAF is asserted LOW on the LOW-to-HIGH transition of WCLK and PAF is reset to HIGH on the LOW-to-HIGH transition of RCLK. For detail timing diagrams, see Figure 13 for asynchronous PAE timing and Figure 14 for asynchronous PAF timing.

If synchronous PAE/PAF configuration is selected, the PAE is asserted and updated on the rising edge of RCLK only and not WCLK. Similarly, PAF is asserted and updated on the rising edge of WCLK only and not RCLK. For detail timing diagrams, see Figure 22 for synchronous PAE timing and Figure 23 for synchronous PAF timing.

---

**TABLE 1 — STATUS FLAGS FOR IDT STANDARD MODE**

<table>
<thead>
<tr>
<th>Number of Words in FIFO</th>
<th>IDT72V205</th>
<th>IDT72V215</th>
<th>IDT72V225</th>
<th>IDT72V235</th>
<th>IDT72V245</th>
</tr>
</thead>
<tbody>
<tr>
<td>FF</td>
<td>PAF</td>
<td>HF</td>
<td>PAE</td>
<td>EF</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>1 to n(1)</td>
<td>1 to n(1)</td>
<td>1 to n(1)</td>
<td>1 to n(1)</td>
<td>1 to n(1)</td>
<td>1 to n(1)</td>
</tr>
<tr>
<td>(n + 1) to 128</td>
<td>(n + 1) to 256</td>
<td>(n + 1) to 512</td>
<td>(n + 1) to 1,024</td>
<td>(n + 1) to 2,048</td>
<td>H</td>
</tr>
<tr>
<td>129 to (256-(m+1))(2)</td>
<td>257 to (512-(m+1))(2)</td>
<td>513 to (1,024-(m+1))(2)</td>
<td>1,025 to (2,048-(m+1))(2)</td>
<td>2,049 to (4,096-(m+1))(2)</td>
<td>H</td>
</tr>
<tr>
<td>(256-m) to 255</td>
<td>(512-m) to 511</td>
<td>(1,024-m) to 1,023</td>
<td>(2,048-m) to 2,047</td>
<td>(4,096-m) to 4,095</td>
<td>L</td>
</tr>
<tr>
<td>256</td>
<td>512</td>
<td>1,024</td>
<td>2,048</td>
<td>4,096</td>
<td>L</td>
</tr>
</tbody>
</table>

**NOTES:**
1. n = Empty Offset (Default Values : IDT72V205 n = 31, IDT72V215 n = 63, IDT72V225/72V235/72V245 n = 127)
2. m = Full Offset (Default Values : IDT72V205 m = 31, IDT72V215 m = 63, IDT72V225/72V235/72V245 m = 127)

**TABLE 2 — STATUS FLAGS FOR FWFT MODE**

<table>
<thead>
<tr>
<th>Number of Words in FIFO</th>
<th>IDT72V205</th>
<th>IDT72V215</th>
<th>IDT72V225</th>
<th>IDT72V235</th>
<th>IDT72V245</th>
</tr>
</thead>
<tbody>
<tr>
<td>IR</td>
<td>PAF</td>
<td>HF</td>
<td>PAE</td>
<td>OR</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>1 to (n + 1)(1)</td>
<td>1 to (n + 1)(1)</td>
<td>1 to (n + 1)(1)</td>
<td>1 to (n + 1)(1)</td>
<td>1 to (n + 1)(1)</td>
<td>L</td>
</tr>
<tr>
<td>(n + 2) to 129</td>
<td>(n + 2) to 257</td>
<td>(n + 2) to 513</td>
<td>(n + 2) to 1,025</td>
<td>(n + 2) to 2,049</td>
<td>L</td>
</tr>
<tr>
<td>130 to (257-(m+1))(2)</td>
<td>258 to (513-(m+1))(2)</td>
<td>514 to (1,025-(m+1))(2)</td>
<td>1,026 to (2,049-(m+1))(2)</td>
<td>2,050 to (4,097-(m+1))(2)</td>
<td>L</td>
</tr>
<tr>
<td>(257-m) to 256</td>
<td>(513-m) to 512</td>
<td>(1,025-m) to 1,024</td>
<td>(2,049-m) to 2,048</td>
<td>(4,097-m) to 4,096</td>
<td>L</td>
</tr>
<tr>
<td>257</td>
<td>513</td>
<td>1,025</td>
<td>2,049</td>
<td>4,097</td>
<td>L</td>
</tr>
</tbody>
</table>

**NOTES:**
1. n = Empty Offset (Default Values : IDT72V205 n = 31, IDT72V215 n = 63, IDT72V225/72V235/72V245 n = 127)
2. m = Full Offset (Default Values : IDT72V205 m = 31, IDT72V215 m = 63, IDT72V225/72V235/72V245 m = 127)

© 2019 Renesas Electronics Corporation
### TABLE 3 — TRUTH TABLE FOR CONFIGURATION AT RESET

<table>
<thead>
<tr>
<th>FL</th>
<th>RXI</th>
<th>WXI</th>
<th>EF/OR</th>
<th>FF/IR</th>
<th>PAE, PAF</th>
<th>FIFO Timing Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Single register-buffered Empty Flag</td>
<td>Single register-buffered Full Flag</td>
<td>Asynchronous</td>
<td>Standard</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Triple register-buffered Output Ready Flag</td>
<td>Double register-buffered Input Ready Flag</td>
<td>Asynchronous</td>
<td>FWFT</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Double register-buffered Empty Flag</td>
<td>Double register-buffered Full Flag</td>
<td>Asynchronous</td>
<td>Standard</td>
</tr>
<tr>
<td>0(1)</td>
<td>1</td>
<td>1</td>
<td>Single register-buffered Empty Flag</td>
<td>Single register-buffered Full Flag</td>
<td>Asynchronous</td>
<td>Standard</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Single register-buffered Empty Flag</td>
<td>Single register-buffered Full Flag</td>
<td>Synchronous</td>
<td>Standard</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Triple register-buffered Output Ready Flag</td>
<td>Double register-buffered Input Ready Flag</td>
<td>Synchronous</td>
<td>FWFT</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Double register-buffered Empty Flag</td>
<td>Double register-buffered Full Flag</td>
<td>Synchronous</td>
<td>Standard</td>
</tr>
<tr>
<td>1(2)</td>
<td>1</td>
<td>1</td>
<td>Single register-buffered Empty Flag</td>
<td>Single register-buffered Full Flag</td>
<td>Synchronous</td>
<td>Standard</td>
</tr>
</tbody>
</table>

**NOTES:**
1. In a daisy-chain depth expansion, FL is held LOW for the "first load device". The RXI and WXI inputs are driven by the corresponding RXO and WXO outputs of the preceding device.
2. In a daisy-chain depth expansion, FL is held HIGH for members of the expansion other than the "first load device". The RXI and WXI inputs are driven by the corresponding RXO and WXO outputs of the preceding device.

### TABLE 4 — REGISTER-BUFFERED FLAG OUTPUT OPTIONS — IDT STANDARD MODE

<table>
<thead>
<tr>
<th>Empty Flag (EF)</th>
<th>Full Flag (FF)</th>
<th>Partial Flags</th>
<th>Programming at Reset</th>
<th>Flag Timing Diagrams</th>
</tr>
</thead>
<tbody>
<tr>
<td>Buffered Output</td>
<td>Buffered Output</td>
<td>Timing Mode</td>
<td>FL</td>
<td>RXI</td>
</tr>
<tr>
<td>Single</td>
<td>Single</td>
<td>Asynch</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Single</td>
<td>Single</td>
<td>Sync</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Double</td>
<td>Double</td>
<td>Asynch</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Double</td>
<td>Double</td>
<td>Sync</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

### TABLE 5 — REGISTER-BUFFERED FLAG OUTPUT OPTIONS — FWFT MODE

<table>
<thead>
<tr>
<th>Output Ready (OR)</th>
<th>Input Ready (IR)</th>
<th>Partial Flags</th>
<th>Programming at Reset</th>
<th>Flag Timing Diagrams</th>
</tr>
</thead>
<tbody>
<tr>
<td>Triple</td>
<td>Double</td>
<td>Asynch</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Triple</td>
<td>Double</td>
<td>Sync</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
SIGNAL DESCRIPTIONS:

INPUTS:
DATA IN (D0 - D17)
Data inputs for 18-bit wide data.

CONTROLS:
RESET (RS)
Reset is accomplished whenever the Reset (RS) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Half-Full Flag (HF) and Programmable Almost-Full Flag (PAF) will be reset to HIGH after tRSF. The Programmable Almost-Empty Flag (PAE) will be reset to LOW after tRSF. The Full Flag (FF) will reset to HIGH. The Empty Flag (EF) will reset to LOW in IDT Standard mode but will reset to HIGH in FWFT mode. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

WRITE CLOCK (WCLK)
A write cycle is initiated on the LOW-to-HIGH transition of the Write Clock (WCLK). Data setup and hold times must be met with respect to the LOW-to-HIGH transition of WCLK. The Write and Read Clocks can be asynchronous or coincident.

WRITE ENABLE (WEN)
When the WEN input is LOW, data may be loaded into the FIFO RAM array on the rising edge of every WCLK cycle if the device is not full. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

When WEN is HIGH, no new data is written in the RAM array on each WCLK cycle.

To prevent data overflow in the IDT Standard Mode, FF will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, FF will go HIGH allowing a write to occur. The FF flag is updated on the rising edge of WCLK.

To prevent data overflow in the FWFT mode, IR will go HIGH, inhibiting further write operations. Upon the completion of a valid read cycle, IR will go LOW allowing a write to occur. The IR flag is updated on the rising edge of WCLK.

WEN is ignored when the FIFO is full in either FWFT or IDT Standard mode.

READ CLOCK (RCLK)
Data can be read on the outputs on the LOW-to-HIGH transition of the Read Clock (RCLK), when Output Enable (OE) is set LOW.

The Write and Read Clocks can be asynchronous or coincident.

READ ENABLE (REN)
When Read Enable is LOW, data is loaded from the RAM array into the output register on the rising edge of every RCLK cycle if the device is not empty.

When the REN input is HIGH, the output register holds the previous data and no new data is loaded into the output register. The data outputs Qn-Qn maintain the previous data value.

In the IDT Standard mode, every word accessed at Qn, including the first word written to an empty FIFO, must be requested using REN. When the last word has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. REN is ignored when the FIFO is empty. Once a write is performed, EF will go HIGH allowing a read to occur. The EF flag is updated on the rising edge of RCLK.

OUTPUT ENABLE (OE)
When Output Enable (OE) is enabled (LOW), the parallel output buffers receive data from the output register. When OE is disabled (HIGH), the Q output data bus is in a high-impedance state.

LOAD (LD)
The IDT72V205/72V215/72V225/72V235/72V245 devices contain two 12-bit offset registers with data on the inputs, or read on the outputs. When the Load (LD) pin is set LOW and WEN is set LOW, data on the inputs D0-D11 is written into the Empty Offset register on the first LOW-to-HIGH transition of the Write Clock (WCLK). When the LD pin and WEN are held LOW then data is written into the Full Offset register on the second LOW-to-HIGH transition of WCLK. The third transition of WCLK again writes to the Empty Offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the LD pin HIGH, the FIFO is returned to normal read/write operation. When the LD pin is set LOW, and WEN is LOW, the next offset register in sequence is written.

NOTE:
1. The same selection sequence applies to reading from the registers. REN is enabled and read is performed on the LOW-to-HIGH transition of RCLK.

LOAD (LD)

<table>
<thead>
<tr>
<th>LD</th>
<th>WEN</th>
<th>WCLK</th>
<th>Selection</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Writing to offset registers: Empty Offset Full Offset</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td></td>
<td>No Operation</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
<td>Write Into FIFO</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td></td>
<td>No Operation</td>
</tr>
</tbody>
</table>

NOTE:
1. Any bits of the offset register not being programmed should be set to zero.
When the LD pin is LOW and WEN is HIGH, the WCLK input is disabled; then a signal at this input can neither increment the write offset register pointer, nor execute a write.

The contents of the offset registers can be read on the output lines when the LD pin is set LOW and REN is set LOW; then, data can be read on the LOW-to-HIGH transition of the Read Clock (RCLK). The act of reading the control registers employs a dedicated read offset register pointer. (The read and write pointers operate independently). Offset register content can be read out in the IDT Standard mode only. It is inhibited in the FWFT mode.

A read and a write should not be performed simultaneously to the offset registers.

**FIRST LOAD (FL)**
For the single device mode, see Table 3 for additional information. In the Daisy Chain Depth Expansion configuration, FL is grounded to indicate it is the first device loaded and is set to HIGH for all other devices in the Daisy Chain. (See Operating Configurations for further details.)

**WRITE EXPANSION INPUT (WXI)**
This is a dual purpose pin. For single device mode, see Table 3 for additional information. WXI is connected to Write Expansion Out (WXO) of the previous device in the Daisy Chain Depth Expansion mode.

**READ EXPANSION INPUT (RXI)**
This is a dual purpose pin. For single device mode, see Table 3 for additional information. RXI is connected to Read Expansion Out (RXO) of the previous device in the Daisy Chain Depth Expansion mode.

**OUTPUTS:**

**FULL FLAG/INPUT READY (FF/IR)**
This is a dual purpose pin. In IDT Standard mode, the Full Flag (FF) function is selected. When the FIFO is full, FF will go LOW, inhibiting further write operations. When FF is HIGH, the FIFO is not full. If no reads are performed after a reset, FF will go LOW after D writes to the FIFO. D = 256 writes for the IDT72V205, 512 for the IDT72V215, 1,024 for the IDT72V225, 2,048 for the IDT72V235 and 4,096 for the IDT72V245.

In FWFT mode, the Input Ready (IR) function is selected. IR goes LOW when memory space is available for writing data. When there is no longer any free space left, IR goes HIGH, inhibiting further write operations.

IR will go HIGH after D writes to the FIFO. D = 257 writes for the IDT72V205, 513 for the IDT72V215, 1,025 for the IDT72V225, 2,049 for the IDT72V235 and 4,097 for the IDT72V245. Note that the additional word in FWFT mode is due to the capacity of the memory plus output register.

FF/IR is synchronous and updated on the rising edge of WCLK.

**EMPTY FLAG/OUTPUT READY (EF/OR)**
This is a dual purpose pin. In the IDT Standard mode, the Empty Flag (EF) function is selected. When the FIFO is empty, EF will go LOW, inhibiting further read operations. When EF is HIGH, the FIFO is not empty.

In FWFT mode, the Output Ready (OR) function is selected. OR goes LOW at the same time that the first word written to an empty FIFO appears valid on the outputs. OR stays LOW after the RCLK LOW to HIGH transition that shifts the last word from the FIFO memory to the outputs. OR goes HIGH only with a true read (RCLK with REN = LOW). The previous data stays at the outputs, indicating the last word was read. Further data reads are inhibited until OR goes LOW again.

EF/OR is synchronous and updated on the rising edge of RCLK.

**PROGRAMMABLE ALMOST-FULL FLAG (PAF)**
The Programmable Almost-Full Flag (PAF) will go LOW when FIFO reaches the almost-full condition. In IDT Standard mode, if no reads are performed after Reset (RS), the PAF will go LOW after (256-m) writes for the IDT72V205, (512-m) writes for the IDT72V215, (1,024-m) writes for the IDT72V225, (2,048–m) writes for the IDT72V235 and (4,096–m) writes for the IDT72V245. The offset “m” is defined in the Full Offset register.

In FWFT mode, if no reads are performed, PAF will go LOW after 257–m for the IDT72V205, 513–m for the IDT72V215, 1,025–m for the IDT72V225, 2,049–m for the IDT72V235 and 4,087–m for the IDT72V245. The default values for m are noted in Table 1 and 2.

If asynchronous PAF configuration is selected, the PAF is asserted LOW on the LOW-to-HIGH transition of the Write Clock (WCLK). PAF is reset to HIGH on the LOW-to-HIGH transition of the Read Clock (RCLK). If synchronous PAF configuration is selected (see Table 3), the PAF is updated on the rising edge of WCLK.

**PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)**
The PAE flag will go LOW when the FIFO reaches the almost-empty condition. In IDT Standard mode, PAE will go LOW when there are n words or less in the FIFO. In FWFT mode, the PAE will go LOW when there are n + 1 words or less in the FIFO. The offset “n” is defined as the empty offset. The default values for n are noted in Table 1 and 2.

If there is no empty offset specified, the Programmable Almost-Empty Flag (PAE) will be LOW when the device is 31 away from completely empty for IDT72V205, 63 away from completely empty for IDT72V215, and 127 away from completely empty for IDT72V225/72V235/72V245.

If asynchronous PAE configuration is selected, the PAE is asserted LOW on the LOW-to-HIGH transition of the Read Clock (RCLK). PAE is reset to HIGH on the LOW-to-HIGH transition of the Write Clock (WCLK). If synchronous PAE configuration is selected (see Table 3), the PAE is updated on the rising edge of RCLK.

**WRITE EXPANSION OUT/HALF-FULL FLAG (WXO/HF)**
This is a dual-purpose output. In the Single Device and Width Expansion mode, when Write Expansion In (WXI) and/or Read Expansion In (RXI) are grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the LOW-to-HIGH transition of the next write cycle, the Half-Full Flag goes LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset to HIGH by the LOW-to-HIGH transition of the Read Clock (RCLK). The HF is asynchronous.

In the Daisy Chain Depth Expansion mode, WXI is connected to WXO of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device writes to the last location of memory.

**READ EXPANSION OUT (RXO)**
In the Daisy Chain Depth Expansion configuration, Read Expansion In (RXI) is connected to Read Expansion Out (RXO) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device reads from the last location of memory.

**DATA OUTPUTS (Q0-Q17)**
Q0-Q17 are data outputs for 18-bit wide data.
NOTES:
1. Single device mode \((FL, RXI, WXI) = (0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,0,1)\) or \((1,1,0)\). \(FL, RXI, WXI\) should be static (tied to \(V_{CC}\) or \(GND\)).
2. The clocks (RCLK, WCLK) can be free-running asynchronously or coincidentally.
3. After reset, the outputs will be LOW if \(OE = 0\) and tri-state if \(OE = 1\).
4. In FWFT mode IR goes LOW based on the WCLK edge after Reset.

\[t_{SKEW1}(1)\]

\[t_{RSS} \quad CONFIGURATION SETTING\]

\[t_{RSR} \quad IDT Standard Mode\]

\[t_{RSF} \quad FWFT Mode\]

\[t_{RSF} \quad IDT Standard Mode\]

\[t_{RSF} \quad FWFT Mode\]

\[t_{RSS} \quad IDT Standard Mode\]

\[OE = 1^{(3)}\]

\[OE = 0^{(3)}\]

\[OE = 1^{(4)}\]

\[OE = 0\]

\[4294\ drw\ 05\]

\[4294\ drw\ 06\]

© 2019 Renesas Electronics Corporation
NOTES:
1. tsKEW1 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tsKEW1, then EF may not change state until the next RCLK edge.
2. Select this mode by setting (FL, RXI, WXI) = (0,0,0), (0,1,1), (1,0,0) or (1,1,1) during Reset.

Figure 7. Read Cycle Timing with Single Register-Buffered EF (IDT Standard Mode)

NOTES:
1. tFSKWL is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tsKEW1, then EF may not change state until the next RCLK edge.
2. Select this mode by setting (FL, RXI, WXI) = (0,0,0), (0,1,1), (1,0,0) or (1,1,1) during Reset.

Figure 8. First Data Word Latency with Single Register-Buffered EF (IDT Standard Mode)
Figure 9. Single Register-Buffered Full Flag Timing (IDT Standard Mode)

Figure 10. Single Register-Buffered Empty Flag Timing (IDT Standard Mode)
NOTES:
1. \( n = \text{PAE offset} \).
2. For IDT Standard Mode.
3. For FWFT Mode.
4. \( \text{PAE} \) is asserted LOW on RCLK transition and reset to HIGH on WCLK transition.
5. Select this mode by setting \((FL, RXI, WXI) = (0,0,0), (0,0,1), (0,1,0), (0,1,1) \) or \((1,1,1)\) during Reset.

\[ \begin{align*}
\text{Figure 11. Write Programmable Registers (IDT Standard and FWFT Modes)} & \\
\text{Figure 12. Read Programmable Registers (IDT Standard Mode)} & \\
\text{Figure 13. Asynchronous Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes)} &
\end{align*} \]
**NOTES:**
1. \( D = \text{maximum FIFO Depth.} \)
   - In IDT Standard Mode: \( D = 256 \) for the IDT72V205, 512 for the IDT72V215, 1,024 for the IDT72V225, 2,048 for the IDT72V235 and 4,096 for the IDT72V245.
   - In FWFT Mode: \( D = 257 \) for the IDT72V205, 513 for the IDT72V215, 1,025 for the IDT72V225, 2,049 for the IDT72V235 and 4,097 for the IDT72V245.
2. \( PAF \) is asserted to LOW on WCLK transition and reset to HIGH on RCLK transition.
3. Select this mode by setting \((FL, RXI, WXI) = (0,0,0), (0,0,1), (0,1,0), (0,1,1) \text{ or } (1,1,1)\) during Reset.

**Figure 14. Asynchronous Programmable Almost-Full Flag Timing (IDT Standard and FWFT Modes)**

**NOTES:**
1. \( m = PAF \) offset.
2. \( D = \text{maximum FIFO Depth.} \)
   - In IDT Standard Mode: \( D = 256 \) for the IDT72V205, 512 for the IDT72V215, 1,024 for the IDT72V225, 2,048 for the IDT72V235 and 4,096 for the IDT72V245.
   - In FWFT Mode: \( D = 257 \) for the IDT72V205, 513 for the IDT72V215, 1,025 for the IDT72V225, 2,049 for the IDT72V235 and 4,097 for the IDT72V245.
3. \( PAF \) is asserted to LOW on WCLK transition and reset to HIGH on RCLK transition.
4. Select this mode by setting \((FL, RXI, WXI) = (0,0,0), (0,0,1), (0,1,0), (0,1,1) \text{ or } (1,1,1)\) during Reset.

**Figure 15. Half-Full Flag Timing (IDT Standard and FWFT Modes)**
Figure 16. Write Expansion Out Timing

Figure 17. Read Expansion Out Timing

Figure 18. Write Expansion In Timing

Figure 19. Read Expansion In Timing
NOTES:
1. \( t_{SKEW1} \) is the minimum time between a rising \( WCLK \) edge and a rising \( RCLK \) edge for \( OR \) to go LOW after two \( RCLK \) cycles plus \( t_{REF} \). If the time between the rising edge of \( WCLK \) and the rising edge of \( RCLK \) is less than \( t_{SKEW1} \), then the \( OR \) deassertion may be delayed one extra \( RCLK \) cycle.
2. \( t_{SKEW2} \) is the minimum time between a rising \( WCLK \) edge and a rising \( RCLK \) edge for \( PAE \) to go HIGH during the current clock cycle. If the time between the rising edge of \( WCLK \) and the rising edge of \( RCLK \) is less than \( t_{SKEW2} \), then the \( PAE \) deassertion may be delayed one extra \( RCLK \) cycle.
3. \( LD = \) HIGH, \( OE = \) LOW
4. \( n = PAE \) offset, \( m = PAF \) offset, \( D = \) maximum FIFO depth = 257 words for the IDT72V205, 513 words for the IDT72V215, 1,025 words for the IDT72V225, 2,049 words for the IDT72V235 and 4,097 words for the IDT72V245
5. Select this mode by setting \( (FL, RXI, WXI) = (1,0,1) \) during Reset.

*Figure 20. Write Timing with Synchronous Programmable Flags (FWFT Mode)*
NOTES:
1. $t_{SKEW1}$ is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that $\overline{IR}$ will go LOW after one WCLK plus $t_{WFF}$. If the time between the rising edge of RCLK and the rising edge of WCLK is less than $t_{SKEW1}$, then the $\overline{IR}$ assertion may be delayed an extra WCLK cycle.
2. $t_{SKEW2}$ is the minimum time between a rising RCLK edge and a rising WCLK edge for $\overline{PAF}$ to go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than $t_{SKEW2}$, then the $\overline{PAF}$ deassertion time may be delayed an extra WCLK cycle.
3. $LD = HIGH$
4. $n = PAE$ offset, $m = PAF$ offset, $D = \text{maximum FIFO depth} = 257$ words for the IDT72V205, 513 words for the IDT72V215, 1,025 words for the IDT72V225, 2,049 words for IDT72V235 and 4,097 words for IDT72V245.
5. Select this mode by setting $(FL, RXI, WX) = (1,0,1)$ during Reset.

Figure 21. Read Timing with Synchronous Programmable Flags (FWFT Mode)
1. \( n = \text{PAE} \) offset.
2. For IDT Standard Mode.
3. For FWFT Mode.
4. \( t_{SKEW2} \) is the minimum time between a rising \( \text{WCLK} \) edge and a rising \( \text{RCLK} \) edge for \( \text{PAE} \) to go HIGH during the current clock cycle. If the time between the rising edge of \( \text{WCLK} \) and the rising edge of \( \text{RCLK} \) is less than \( t_{SKEW2} \), then the \( \text{PAE} \) deassertion may be delayed one extra \( \text{RCLK} \) cycle.
5. \( \text{PAE} \) is asserted and updated on the rising edge of \( \text{RCLK} \) only.
6. Select this mode by setting \( (F_L, RXI, WXI) = (1,0,0), (1,0,1), \) or \( (1,1,0) \) during Reset.

Figure 22. Synchronous Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes)

NOTES:
1. \( m = \text{PAF} \) offset.
2. \( D = \) maximum FIFO Depth.
3. In IDT Standard Mode: \( D = 256 \) for the IDT72V205, 512 for the IDT72V215, 1,024 for the IDT72V225, 2,048 for the IDT72V235 and 4,096 for the IDT72V245.
In FWFT Mode: \( D = 257 \) for the IDT72V205, 513 for the IDT72V215, 1,025 for the IDT72V225, 2,049 for the IDT72V235 and 4,097 for the IDT72V245.
4. \( t_{SKEW2} \) is the minimum time between a rising \( \text{RCLK} \) edge and a rising \( \text{WCLK} \) edge for \( \text{PAF} \) to go HIGH during the current clock cycle. If the time between the rising edge of \( \text{RCLK} \) and the rising edge of \( \text{WCLK} \) is less than \( t_{SKEW2} \), then the \( \text{PAF} \) deassertion time may be delayed an extra \( \text{WCLK} \) cycle.
5. \( \text{PAF} \) is asserted and updated on the rising edge of \( \text{WCLK} \) only.
6. Select this mode by setting \( (F_L, RXI, WXI) = (1,0,0), (1,0,1), \) or \( (1,1,0) \) during Reset.
Figure 24. Double Register-Buffered Full Flag Timing (IDT Standard Mode)

NOTES:
1. \( t_{SKEW1} \) is the minimum time between a rising \( RCLK \) edge and a rising \( WCLK \) edge to guarantee that \( FF \) will go HIGH after one \( WCLK \) cycle plus \( t_{WFF} \). If the time between the rising edge of \( RCLK \) and the rising edge of \( WCLK \) is less than \( t_{SKEW1} \), then the \( FF \) deassertion time may be delayed an extra \( WCLK \) cycle.
2. \( LD = \) HIGH.
3. Select this mode by setting \((FL, RXI, WXI) = (0,1,0)\) or \((1,1,0)\) during Reset.

Figure 25. Write Cycle Timing with Double Register-Buffered FF (IDT Standard Mode)

NOTES:
1. \( t_{SKEW1} \) is the minimum time between a rising \( RCLK \) edge and a rising \( WCLK \) edge to guarantee that \( FF \) will go HIGH after one \( WCLK \) cycle plus \( t_{WFF} \). If the time between the rising edge of \( RCLK \) and the rising edge of \( WCLK \) is less than \( t_{SKEW1} \), then the \( FF \) deassertion time may be delayed an extra \( WCLK \) cycle.
2. \( LD = \) HIGH.
3. Select this mode by setting \((FL, RXI, WXI) = (0,1,0)\) or \((1,1,0)\) during Reset.
NOTES:
1. $t_{SKEW1}$ is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that $E_F$ will go HIGH after one RCLK cycle plus $t_{REF}$. If the time between the rising edge of WCLK and the rising edge of RCLK is less than $t_{SKEW1}$, then the $E_F$ deassertion may be delayed an extra RCLK cycle.
2. $L_D = \text{HIGH}$
3. Select this mode by setting $(F_L, RXI, WXI) = (0,1,0)$ or $(1,1,0)$ during Reset.

Figure 26. Read Cycle Timing with Double Register-Buffered $E_F$ (IDT Standard Timing)

NOTES:
1. $t_{SKEW1}$ is the minimum time between a rising WCLK edge and a rising RCLK edge for $\overline{OR}$ to go HIGH during the current cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than $t_{SKEW1}$, then the $\overline{OR}$ deassertion may be delayed one extra RCLK cycle.
2. $L_D = \text{HIGH}$
3. Select this mode by setting $(F_L, RXI, WXI) = (0,0,1)$ or $(1,0,1)$ during Reset.

Figure 27. $\overline{OR}$ Flag Timing and First Word Fall Through when FIFO is Empty (FWFT mode)
OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION
A single IDT72V205/72V215/72V225/72V235/72V245 may be used when the application requirements are for 256/512/1,024/2,048/4,096 words or less.

These FIFOs are in a single Device Configuration when the First Load (FL), Write Expansion In (WXI) and Read Expansion In (RXI) control inputs are configured as (FL, RXI, WXI = (0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,0,1) or (1,1,0) during reset (Figure 28).

WIDTH EXPANSION CONFIGURATION
Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the Empty Flag/Output Ready and Full Flag/Input Ready. Because of variations in skew between RCLK and WCLK, it is possible for flag assertion and deassertion to vary by one cycle between FIFOs. To avoid problems the user must create composite flags by gating the Empty Flags/Output Ready of every FIFO, and separately gating all Full Flags/Input Ready. Figure 29 demonstrates a 36-word width by using two IDT72V205/72V215/72V225/72V235/72V245s. Any word width can be attained by adding additional IDT72V205/72V215/72V225/72V235/72V245s. These FIFOs are in a single Device Configuration when the First Load (FL), Write Expansion In (WXI) and Read Expansion In (RXI) control inputs are configured as (FL, RXI, WXI = (0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,0,1) or (1,1,0) during reset (Figure 29). Please see the Application Note AN-83.

NOTE:
1. Do not connect any output control signals directly together.

Figure 28. Block Diagram of Single 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, 4,096 x 18 Synchronous FIFO

Figure 29. Block Diagram of 256 x 36, 512 x 36, 1,024 x 36, 2,048 x 36, 4,096 x 36 Synchronous FIFO Memory Used in a Width Expansion Configuration
DEPTH EXPANSION CONFIGURATION — DAISY CHAIN TECHNIQUE
(WITH PROGRAMMABLE FLAGS)

These devices can easily be adapted to applications requiring more than
256/512/1,024/2,048/4,096 words of buffering. Figure 30 shows Depth
Maximum depth is limited only by signal loading.

Follow these steps:
1. The first device must be designated by grounding the First Load (FL)
   control input.
2. All other devices must have FL in the HIGH state.
3. The Write Expansion Out (WXO) pin of each device must be tied to
   the Write Expansion In (WXI) pin of the next device. See Figure 30.
4. The Read Expansion Out (RXO) pin of each device must be tied to the
   Read Expansion In (RXI) pin of the next device. See Figure 30.
5. All Load (LD) pins are tied together.
6. The Half-Full Flag (HF) is not available in this Depth Expansion
   Configuration.
7. EF, FF, PAE, and PAF are created with composite flags by ORing
   together every respective flags for monitoring. The composite PAE
   and PAF flags are not precise.
8. In Daisy Chain mode, the flag outputs are single register-buffered and
   the partial flags are in asynchronous timing mode.

Figure 30. Block Diagram of 768 x 18, 1,536 x 18, 3,072 x 18, 6,144 x 18, 12,288 x 18 Synchronous
FIFO Memory With Programmable Flags used in Depth Expansion Configuration
DEPTH EXPANSION CONFIGURATION (FWFT MODE)

In FWFT mode, the FIFOs can be connected in series (the data outputs of one FIFO connected to the data inputs of the next) with no external logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. Figure 31 shows a depth expansion using two IDT72V205/72V215/72V225/72V235/72V245 devices.

Care should be taken to select FWFT mode during Master Reset for all FIFOs in the depth expansion configuration. The first word written to an empty configuration will pass from one FIFO to the next ("ripple down") until it finally appears at the outputs of the last FIFO in the chain—no read operation is necessary but the RCLK of each FIFO must be free-running. Each time the data word appears at the outputs of one FIFO, that device’s OR line goes LOW, enabling a write to the next FIFO in line.

For an empty expansion configuration, the amount of time it takes for OR of the last FIFO in the chain to go LOW (i.e. valid data to appear on the last FIFO’s outputs) after a word has been written to the first FIFO is the sum of the delays for each individual FIFO:

\[(N – 1) * (4 * \text{transfer clock}) + 3 * \text{TrCLK}\]

where N is the number of FIFOs in the expansion and TrCLK is the RCLK period. Note that extra cycles should be added for the possibility that the tsKEW1 specification is not met between WCLK and transfer clock, or RCLK and transfer clock, for the OR flag.

The “ripple down” delay is only noticeable for the first word written to an empty depth expansion configuration. There will be no delay evident for subsequent words written to the configuration.

The first free location created by reading from a full depth expansion configuration will “bubble up” from the last FIFO to the previous one until it finally moves into the first FIFO of the chain. Each time a free location is created in one FIFO of the chain, that FIFO’s IR line goes LOW, enabling the preceding FIFO to write a word to fill it.

For a full expansion configuration, the amount of time it takes for IR of the first FIFO in the chain to go LOW after a word has been read from the last FIFO is the sum of the delays for each individual FIFO:

\[(N – 1) * (3 * \text{transfer clock}) + 2 * \text{TwCLK}\]

where N is the number of FIFOs in the expansion and TwCLK is the WCLK period. Note that extra cycles should be added for the possibility that the tsKEW1 specification is not met between RCLK and transfer clock, or WCLK and transfer clock, for the IR flag.

The Transfer Clock line should be tied to either WCLK or RCLK, whichever is faster. Both these actions result in data moving, as quickly as possible, to the end of the chain and free locations to the beginning of the chain.

**Figure 31. Block Diagram of 512 x 18, 1,024 x 18, 2,048 x 18, 4,096 x 18, 8,192 x 18 Synchronous FIFO Memory With Programmable Flags used in Depth Expansion Configuration**
## ORDERING INFORMATION

![Diagram showing ordering information](image_url)

### NOTES:
1. Industrial temperature range product for the 15ns speed grade is available as a standard device. All other speed grades are available by special order.
2. Green parts are available. For specific speeds and packages contact your sales office.

LEAD FINISH (SNPB) PARTS ARE IN EOL PROCESS. PRODUCT DISCONTINUATION NOTICE - PDN# SP-17-02

---

## DATASHEET DOCUMENT HISTORY

<table>
<thead>
<tr>
<th>Date</th>
<th>Pages</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>05/02/2001</td>
<td>4, 5 and 25</td>
<td></td>
</tr>
<tr>
<td>01/11/2002</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>02/01/2002</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>02/22/2006</td>
<td>1 and 25</td>
<td></td>
</tr>
<tr>
<td>10/22/2008</td>
<td>25</td>
<td></td>
</tr>
<tr>
<td>03/21/2013</td>
<td>2 and 25</td>
<td></td>
</tr>
<tr>
<td>03/19/2018</td>
<td>Product Discontinuation Notice - PDN# SP-17-02</td>
<td>Last time buy expires June 15, 2018.</td>
</tr>
</tbody>
</table>
Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

   *Standard*: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

   *High Quality*: Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or disaster to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, sale or import is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.IDT.com/go/support

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2019 Renesas Electronics Corporation. All rights reserved.