**FEATURES:**
- Choose among the following memory organizations:
  - IDT72V295  —  131,072 x 18
  - IDT72V2105  —  262,144 x 18
- Pin-compatible with the IDT72V255/72V265 and the IDT72V275/72V285 SuperSync FIFOs
- 10ns read/write cycle time (6.5ns access time)
- Fixed, low first word data latency time
- 5V input tolerant
- Auto power down minimizes standby power consumption
- Master Reset clears entire FIFO
- Partial Reset clears data, but retains programmable settings
- Retransmit operation with fixed, low first word data latency time
- Empty, Full and Half-Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags, each flag can default to one of two preselected offsets
- Program partial flags by either serial or parallel means
- Select IDT Standard timing (using \( EF \) and \( FF \) flags) or First Word Fall Through timing (using \( OR \) and \( IR \) flags)
- Output enable puts data outputs into high impedance state
- Easily expandable in depth and width
- Independent Read and Write clocks (permit reading and writing simultaneously)
- Available in the 64-pin Thin Quad Flat Pack (TQFP)
- High-performance submicron CMOS technology
- Green parts available, see ordering information

**DESCRIPTION:**
The IDT72V295/72V2105 are exceptionally deep, high speed, CMOS First-In-First-Out (FIFO) memories with clocked read and write controls. These FIFOs offer numerous improvements over previous SuperSync FIFOs, including the following:
- The limitation of the frequency of one clock input with respect to the other has been removed. The Frequency Select pin (FS) has been removed,

**FUNCTIONAL BLOCK DIAGRAM**
DESCRIPTION (CONTINUED)

thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency.

- The period required by the retransmit operation is now fixed and short.
- The first word data latency period, from the time the first word is written to an empty FIFO to the time it can be read, is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

SuperSync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data.

The input port is controlled by a Write Clock (WCLK) input and a Write Enable (WEN) input. Data is written into the FIFO on every rising edge of WCLK when WEN is asserted. The output port is controlled by a Read Clock (RCLK) input and Read Enable (REN) input. Data is read from the FIFO on every rising edge of RCLK when REN is asserted. An Output Enable (OE) input is provided for three-state control of the outputs.

The frequencies of both the RCLK and the WCLK signals may vary from 0 to fMAX with complete independence. There are no restrictions on the frequency of the one clock input with respect to the other.

There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through (FWFT) mode.

PIN CONFIGURATIONS

The input port is controlled by a Write Clock (WCLK) input and a Write Enable (WEN) input. Data is written into the FIFO on every rising edge of WCLK when WEN is asserted. The output port is controlled by a Read Clock (RCLK) input and Read Enable (REN) input. Data is read from the FIFO on every rising edge of RCLK when REN is asserted. An Output Enable (OE) input is provided for three-state control of the outputs.

The frequencies of both the RCLK and the WCLK signals may vary from 0 to fMAX with complete independence. There are no restrictions on the frequency of the one clock input with respect to the other.

There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through (FWFT) mode.

NOTE:

1. DC = Don’t Care. Must be tied to GND or VCC, cannot be left open.
In **IDT Standard mode**, the first word written to an empty FIFO will not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating \( REN \) and enabling a rising \( RCLK \) edge, will shift the word from internal memory to the data output lines.

In **FWFT mode**, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the \( RCLK \) signal. A \( REN \) does not have to be asserted for accessing the first word. However, subsequent words written to the FIFO do require a LOW on \( REN \) for access. The state of the FWFT/SI input during Master Reset determines the timing mode in use.

For applications requiring more data storage capacity than a single FIFO can provide, the FWFT timing mode permits depth expansion by chaining FIFOs in series (i.e. the data outputs of one FIFO are connected to the corresponding data inputs of the next). No external logic is required. These FIFOs have five flag pins, \( EF/\overline{OR} \) (Empty Flag or Output Ready), \( FF/\overline{IR} \) (Full Flag or Input Ready), \( HF \) (Half-full Flag), \( PAE \) (Programmable Almost-Empty flag) and \( PAF \) (Programmable Almost-Full flag). The \( EF \) and \( FF \) functions are selected in IDT Standard mode. The \( IR \) and \( OR \) functions are selected in FWFT mode. \( HF \), \( PAE \) and \( PAF \) are always available for use, irrespective of timing mode.

\( PAE \) and \( PAF \) can be programmed independently to switch at any point in memory. (See Table I and Table II.) Programmable offsets determine the flag switching threshold and can be loaded by two methods: parallel or serial. Two default offset settings are also provided, so that \( PAE \) can be set to switch at 127 or 1,023 locations from the empty boundary and the \( PAF \) threshold can be set at 127 or 1,023 locations from the full boundary. These choices are made with the \( LD \) pin during Master Reset.

For serial programming, \( SEN \) together with \( LD \) on each rising edge of \( WCLK \), are used to load the offset registers via the Serial Input (SI). For parallel programming, \( WEN \) together with \( LD \) on each rising edge of \( WCLK \), are used to load the offset registers via \( Dn \). \( REN \) together with \( LD \) on each rising edge of \( RCLK \) can be used to read the offsets in parallel from \( Qn \) regardless of whether serial or parallel offset loading has been selected.

During Master Reset (\( MRS \)) the following events occur: The read and write pointers are set to the first location of the FIFO. The FWFT pin selects IDT Standard mode or FWFT mode. The \( LD \) pin selects either a partial flag default setting of 127 with parallel programming or a partial flag default setting of 1,023 with serial programming. The flags are updated according to the timing mode and default offsets selected.

The Partial Reset (\( PRS \)) also sets the read and write pointers to the first location of the memory. However, the timing mode, partial flag programming method, and default or programmed offset settings existing before Partial Reset remain unchanged. The flags are updated according to the timing mode and offsets in effect. \( PRS \) is useful for resetting a device in mid-operation, when reprogramming partial flags would be undesirable.

The Retransmit function allows data to be reread from the FIFO. A LOW on the \( RT \) input during a rising \( RCLK \) edge initiates a retransmit operation by setting the read pointer to the first location of the memory array.

If, at any time, the FIFO is not actively performing an operation, the chip will automatically power down. Once in the power down state, the standby supply current consumption is minimized. Initiating any operation (by activating control inputs) will immediately take the device out of the power down state.

The IDT72V295/72V2105 are fabricated using high speed submicron CMOS technology.

![Diagram](image.png)

**Figure 1. Block Diagram of Single 131,072 x 18 and 262,144 x 18 Synchronous FIFO**

© 2019 Renesas Electronics Corporation
### PIN DESCRIPTION

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Name</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0–D17</td>
<td>Data Inputs</td>
<td>I</td>
<td>Data inputs for a 18-bit bus.</td>
</tr>
<tr>
<td>MRS</td>
<td>Master Reset</td>
<td>I</td>
<td>MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Master Reset, the FIFO is configured for either FWFT or IDT Standard mode, one of two programmable flag default settings, and serial or parallel programming of the offset settings.</td>
</tr>
<tr>
<td>PRS</td>
<td>Partial Reset</td>
<td>I</td>
<td>PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Partial Reset, the existing mode (IDT or FWFT), programming method (serial or parallel), and programmable flag settings are all retained.</td>
</tr>
<tr>
<td>RT</td>
<td>Retransmit</td>
<td>I</td>
<td>RT asserted on the rising edge of RCLK initializes the READ pointer to zero, sets the EF flag to LOW (OR to HIGH in FWFT mode) temporarily and does not disturb the write pointer, programming method, existing timing mode or programmable flag settings. RT is useful to reread data from the first physical location of the FIFO.</td>
</tr>
<tr>
<td>FWT/SI</td>
<td>First Word Fall Through/Serial In</td>
<td>I</td>
<td>During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset, this pin functions as a serial input for loading offset registers</td>
</tr>
<tr>
<td>WCLK</td>
<td>Write Clock</td>
<td>I</td>
<td>When enabled by WEN, the rising edge of WCLK writes data into the FIFO and offsets into the programmable registers for parallel programming, and when enabled by SEN, the rising edge of WCLK writes one bit of data into the programmable register for serial programming.</td>
</tr>
<tr>
<td>WEN</td>
<td>Write Enable</td>
<td>I</td>
<td>WEN enables WCLK for writing data into the FIFO memory and offset registers.</td>
</tr>
<tr>
<td>RCLK</td>
<td>Read Clock</td>
<td>I</td>
<td>When enabled by REN, the rising edge of RCLK reads data from the FIFO memory and offsets from the programmable registers.</td>
</tr>
<tr>
<td>REN</td>
<td>Read Enable</td>
<td>I</td>
<td>REN enables RCLK for reading data from the FIFO memory and offset registers.</td>
</tr>
<tr>
<td>OE</td>
<td>Output Enable</td>
<td>I</td>
<td>OE controls the output impedance of Qn.</td>
</tr>
<tr>
<td>SEN</td>
<td>Serial Enable</td>
<td>I</td>
<td>SEN enables serial loading of programmable flag offsets.</td>
</tr>
<tr>
<td>LD</td>
<td>Load</td>
<td>I</td>
<td>During Master Reset, LD selects one of two partial flag default offsets (127 or 1,023) and determines the flag offset programming method, serial or parallel. After Master Reset, this pin enables writing to and reading from the offset registers.</td>
</tr>
<tr>
<td>DC</td>
<td>Don't Care</td>
<td>I</td>
<td>This pin must be tied to either Vcc or GND and must not toggle after Master Reset.</td>
</tr>
<tr>
<td>FF/IR</td>
<td>Full Flag/ Input Ready</td>
<td>O</td>
<td>In the IDT Standard mode, the FF function is selected. FF indicates whether or not the FIFO memory is full. In the FWFT mode, the IR function is selected. IR indicates whether or not there is space available for writing to the FIFO memory.</td>
</tr>
<tr>
<td>EF/OR</td>
<td>Empty Flag/ Output Ready</td>
<td>O</td>
<td>In the IDT Standard mode, the EF function is selected. EF indicates whether or not the FIFO memory is empty. In FWFT mode, the OR function is selected. OR indicates whether or not there is valid data available at the outputs.</td>
</tr>
<tr>
<td>PAF</td>
<td>Programmable Almost-Full Flag</td>
<td>O</td>
<td>PAF goes LOW if the number of words in the FIFO memory is more than total word capacity of the FIFO minus the full offset value m, which is stored in the Full Offset register. There are two possible default values for m: 127 or 1,023.</td>
</tr>
<tr>
<td>PAE</td>
<td>Programmable Almost-Empty Flag</td>
<td>O</td>
<td>PAE goes LOW if the number of words in the FIFO memory is less than offset n, which is stored in the Empty Offset register. There are two possible default values for n: 127 or 1,023. Other values for n can be programmed into the device.</td>
</tr>
<tr>
<td>HF</td>
<td>Half-Full Flag</td>
<td>O</td>
<td>HF indicates whether the FIFO memory is more or less than half-full.</td>
</tr>
<tr>
<td>Q0–Q17</td>
<td>Data Outputs</td>
<td>O</td>
<td>Data outputs for an 18-bit bus.</td>
</tr>
<tr>
<td>VCC</td>
<td>Power</td>
<td>O</td>
<td>+3.3 Volt power supply pins.</td>
</tr>
<tr>
<td>GND</td>
<td>Ground</td>
<td></td>
<td>Ground pins.</td>
</tr>
</tbody>
</table>
ABSOLUTE MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Com’l &amp; Ind’l</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VTERM(1)</td>
<td>Terminal Voltage with respect to GND</td>
<td>−0.5 to +4.5</td>
<td>V</td>
</tr>
<tr>
<td>TSTG</td>
<td>Storage Temperature</td>
<td>−55 to +125</td>
<td>°C</td>
</tr>
<tr>
<td>IOUT</td>
<td>DC Output Current</td>
<td>−50 to +50</td>
<td>mA</td>
</tr>
</tbody>
</table>

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminal only.

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 3.3V ± 0.15V, TA = 0°C to +70°C; Industrial: Vcc = 3.3V ± 0.15V, TA = −40°C to +85°C)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>ILI(2)</td>
<td>Input Leakage Current</td>
<td>–1</td>
<td>1</td>
<td>µA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ILO(3)</td>
<td>Output Leakage Current</td>
<td>−10</td>
<td>10</td>
<td>µA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOH</td>
<td>Output Logic “1” Voltage, IOH = −2 mA</td>
<td>2.4</td>
<td>—</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOL</td>
<td>Output Logic “0” Voltage, IOL = 8 mA</td>
<td>—</td>
<td>0.4</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ICC1(4,5,6)</td>
<td>Active Power Supply Current</td>
<td>—</td>
<td>60</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ICC2(7)</td>
<td>Standby Current</td>
<td>—</td>
<td>20</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. Industrial temperature range product for the 15ns speed grade is available as a standard device.
2. Measurements with 0.4 ≤ VIH ≤ Vcc.
3. 0E ≥ VIH, 0.4 ≤ VOUT - Vcc.
4. Tested with outputs open (IOUT = 0).
5. RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.
6. Typical ICC1 = 5 + fs + 0.02CL/fs (in mA) with VCC = 3.3V, TA = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).
7. All Inputs = Vcc - 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter(1)</th>
<th>Conditions</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>CN(2)</td>
<td>Input Capacitance</td>
<td>VIN = 0V</td>
<td>10</td>
<td>pF</td>
</tr>
<tr>
<td>COUT(1,2)</td>
<td>Output Capacitance</td>
<td>VOUT = 0V</td>
<td>10</td>
<td>pF</td>
</tr>
</tbody>
</table>

NOTES:
1. With output deselected, (0E ≥ Vih).
2. Characterized values, not currently tested.
## AC ELECTRICAL CHARACTERISTICS\(^{(1)}\)

(Commercial: \(V_{CC} = 3.3V \pm 0.3V, \ TA = 0°C\) to +70°C; Industrial: \(V_{CC} = 3.3V \pm 0.15V, \ TA = -40°C\) to +85°C)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Commercial</th>
<th>Com’l &amp; Ind’l</th>
<th>Commercial</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>IDT72V295L10</td>
<td>IDT72V2105L10</td>
<td>IDT72V295L15</td>
</tr>
<tr>
<td>(f_S)</td>
<td>Clock Cycle Frequency</td>
<td>—</td>
<td>100</td>
<td>—</td>
</tr>
<tr>
<td>(t_A)</td>
<td>Data Access Time</td>
<td>2</td>
<td>6.5</td>
<td>2</td>
</tr>
<tr>
<td>(t_{CLK})</td>
<td>Clock Cycle Time</td>
<td>10</td>
<td>—</td>
<td>15</td>
</tr>
<tr>
<td>(t_{CLKH})</td>
<td>Clock High Time</td>
<td>4.5</td>
<td>—</td>
<td>6</td>
</tr>
<tr>
<td>(t_{CLKL})</td>
<td>Clock Low Time</td>
<td>4.5</td>
<td>—</td>
<td>6</td>
</tr>
<tr>
<td>(t_{DS})</td>
<td>Data Setup Time</td>
<td>3</td>
<td>—</td>
<td>4</td>
</tr>
<tr>
<td>(t_{DH})</td>
<td>Data Hold Time</td>
<td>0.5</td>
<td>—</td>
<td>1</td>
</tr>
<tr>
<td>(t_{ENS})</td>
<td>Enable Setup Time</td>
<td>3</td>
<td>—</td>
<td>4</td>
</tr>
<tr>
<td>(t_{ENH})</td>
<td>Enable Hold Time</td>
<td>0.5</td>
<td>—</td>
<td>1</td>
</tr>
<tr>
<td>(t_{DS})</td>
<td>Load Setup Time</td>
<td>3</td>
<td>—</td>
<td>4</td>
</tr>
<tr>
<td>(t_{DH})</td>
<td>Load Hold Time</td>
<td>0.5</td>
<td>—</td>
<td>1</td>
</tr>
<tr>
<td>(t_{RS})</td>
<td>Reset Pulse Width(^{(3)})</td>
<td>10</td>
<td>—</td>
<td>15</td>
</tr>
<tr>
<td>(t_{RSS})</td>
<td>Reset Setup Time</td>
<td>15</td>
<td>—</td>
<td>15</td>
</tr>
<tr>
<td>(t_{RSR})</td>
<td>Reset Recovery Time</td>
<td>10</td>
<td>—</td>
<td>15</td>
</tr>
<tr>
<td>(t_{RSF})</td>
<td>Reset to Flag and Output Time</td>
<td>—</td>
<td>10</td>
<td>—</td>
</tr>
<tr>
<td>(t_{FWFT})</td>
<td>Mode Select Time</td>
<td>0</td>
<td>—</td>
<td>0</td>
</tr>
<tr>
<td>(t_{RTS})</td>
<td>Retransmit Setup Time</td>
<td>3</td>
<td>—</td>
<td>4</td>
</tr>
<tr>
<td>(t_{OLZ})</td>
<td>Output Enable to Output in Low Z(^{(4)})</td>
<td>0</td>
<td>—</td>
<td>0</td>
</tr>
<tr>
<td>(t_{OE})</td>
<td>Output Enable to Output Valid</td>
<td>6</td>
<td>2</td>
<td>6</td>
</tr>
<tr>
<td>(t_{OHZ})</td>
<td>Output Enable to Output in High Z(^{(4)})</td>
<td>2</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>(t_{WF})</td>
<td>Write Clock to FF or IR</td>
<td>—</td>
<td>6.5</td>
<td>—</td>
</tr>
<tr>
<td>(t_{RF})</td>
<td>Read Clock to EF or OR</td>
<td>—</td>
<td>6.5</td>
<td>—</td>
</tr>
<tr>
<td>(t_{PAF})</td>
<td>Write Clock to PAF</td>
<td>—</td>
<td>6.5</td>
<td>—</td>
</tr>
<tr>
<td>(t_{PFAE})</td>
<td>Read Clock to PÆE</td>
<td>—</td>
<td>6.5</td>
<td>—</td>
</tr>
<tr>
<td>(t_{HF})</td>
<td>Clock to HÆF</td>
<td>—</td>
<td>16</td>
<td>—</td>
</tr>
<tr>
<td>(t_{SKEW1})</td>
<td>Skew time between RCLK and WCLK for EF/OR and FF/IR</td>
<td>8</td>
<td>—</td>
<td>9</td>
</tr>
<tr>
<td>(t_{SKEW2})</td>
<td>Skew time between RCLK and WCLK for PÆE and PAF</td>
<td>12</td>
<td>—</td>
<td>14</td>
</tr>
</tbody>
</table>

### NOTES:
1. Industrial temperature range product for the 15ns speed grade is available as a standard device.
2. All AC timings apply to both Standard IDT mode and First Word Fall Through mode.
3. Pulse widths less than minimum values are not allowed.
4. Values guaranteed by design, not currently tested.

### AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| Output Load | See Figure 2 |

![Figure 2. Output Load](image)

* Includes jig and scope capacitances.
FUNCTIONAL DESCRIPTION

TIMING MODES: IDT STANDARD vs FIRST WORD FALL THROUGH (FWFT) MODE

The IDT72V295/72V2105 support two different timing modes of operation: IDT Standard mode or First Word Fall Through (FWFT) mode. The selection of which mode will operate is determined during Master Reset, by the state of the FWFT/SI input.

If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode will be selected. This mode uses the Empty Flag (EF) to indicate whether or not there are any words present in the FIFO. It also uses the Full Flag function (FF) to indicate whether or not the FIFO has any free space for writing. In IDT Standard mode, every word read from the FIFO, including the first, must be requested using the Read Enable (REN) and RCLK.

If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be selected. This mode uses Output Ready (OR) to indicate whether or not there is valid data at the data outputs (Qn). It also uses Input Ready (IR) to indicate whether or not the FIFO has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to Qn after three RCLK rising edges, REN = LOW is not necessary. Subsequent words must be accessed using the Read Enable (REN) and RCLK.

Various signals, both input and output signals operate differently depending on which timing mode is in effect.

IDT STANDARD MODE

In this mode, the status flags, FF, PAF, HF, PÆ, and EF operate in the manner outlined in Table 1. To write data into the FIFO, Write Enable (WEN) must be LOW. Data presented to the DATA IN lines will be clocked into the FIFO on subsequent transitions of the Write Clock (WCLK). After the first write is performed, the Empty Flag (EF) will go HIGH. Subsequent writes will continue to fill up the FIFO. The Programmable Almost-Empty flag (PÆ) will go HIGH after n + 1 words have been loaded into the FIFO, where n is the empty offset value. The default setting for this value is stated in the footnote of Table 1. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

If one continued to write data into the FIFO, and we assumed no read operations were taking place, the HF would toggle to LOW once the 65,537th word for the IDT72V295 and 131,073rd word for the IDT72V2105 respectively was written into the FIFO. Continuing to write data into the FIFO will cause the PAF to go LOW. After, if no reads are performed, the PAF will go LOW after (131,072-m) writes for the IDT72V295 and (262,144-m) writes for the IDT72V2105. The offset “m” is the full offset value. The default setting for this value is stated in the footnote of Table 1. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

When the FIFO is full, the Full Flag (FF) will go LOW, inhibiting further write operations. If no reads are performed after a reset, FF will go LOW after D writes to the FIFO. D = 131,072 writes for the IDT72V295 and 262,144 for the IDT72V2105, respectively.

If the FIFO is full, the first read operation will cause EF to go HIGH. Subsequent read operations will cause PAF and HF to go HIGH at the conditions described in Table 1. If further read operations occur, without write operations, PÆ will go LOW when there are n words in the FIFO, where n is the empty offset value. Continuing read operations will cause the FIFO to become empty. When the last word has been read from the FIFO, the EF will go LOW inhibiting further read operations. REN is ignored when the FIFO is empty.

When configured in IDT Standard mode, the EF and FF outputs are double register-buffered.

Relevant timing diagrams for IDT Standard mode can be found in Figure 7, 8 and 11.

FIRST WORD FALL THROUGH MODE (FWFT)

In this mode, the status flags, IR, PAF, HF, PÆ, and OR operate in the manner outlined in Table 2. To write data into the FIFO, WEN must be LOW. Data presented to the DATA IN lines will be clocked into the FIFO on subsequent transitions of WCLK. After the first write is performed, the Output Ready (OR) flag will go LOW. Subsequent writes will continue to fill up the FIFO. PAF will go HIGH after n + 2 words have been loaded into the FIFO, where n is the empty offset value. The default setting for this value is stated in the footnote of Table 2. This parameter is also user programmable. See section on Programmable Flag Offset Loading.

If one continued to write data into the FIFO, and we assumed no read operations were taking place, the HF would toggle to LOW once the 65,538th word for the IDT72V295 and 131,074th word for the IDT72V2105, respectively was written into the FIFO. Continuing to write data into the FIFO will cause the PAF to go LOW. Again, if no reads are performed, the PAF will go LOW after (131,073-m) writes for the IDT72V295 and (262,145-m) writes for the IDT72V2105, where m is the full offset value. The default setting for this value is stated in the footnote of Table 2.

When the FIFO is full, the Input Ready (IR) flag will go HIGH, inhibiting further write operations. If no reads are performed after a reset, IR will go HIGH after D writes to the FIFO. D = 131,073 writes for the IDT72V295 and 262,145 writes for the IDT72V2105, respectively. Note that the additional word in FWFT mode is due to the capacity of the memory plus output register.

If the FIFO is full, the first read operation will cause the IR flag to go LOW. Subsequent read operations will cause the PAF and HF to go HIGH at the conditions described in Table 2. If further read operations occur, without write operations, the PÆ will go LOW when there are n + 1 words in the FIFO, where n is the empty offset value. Continuing read operations will cause the FIFO to become empty. When the last word has been read from the FIFO, OR will go HIGH inhibiting further read operations. REN is ignored when the FIFO is empty.

When configured in FWFT mode, the OR flag output is triple register-buffered, and the IR flag output is double register-buffered.

Relevant timing diagrams for FWFT mode can be found in Figure 9, 10 and 12.
PROGRAMMING FLAG OFFSETS

Full and Empty Flag offset values are user programmable. The IDT72V295/72V2105 has internal registers for these offsets. Default settings are stated in the footnotes of Table 1 and Table 2. Offset values can be programmed into the FIFO in one of two ways; serial or parallel loading method. The selection of the loading method is done using the LD (Load) pin. During Master Reset, the state of the LD input determines whether serial or parallel flag offset programming is enabled. A HIGH on LD during Master Reset selects serial loading of offset values and in addition, sets a default PÆ offset value of 3FFH (a threshold 1,023 words from the empty boundary), and a default PAF offset value of 3FFH (a threshold 1,023 words from the full boundary). A LOW on LD during Master Reset selects parallel loading of offset values, and in addition, sets a default PÆ offset value of 07FH (a threshold 127 words from the empty boundary), and a default PAF offset value of 07FH (a threshold 127 words from the full boundary). See Figure 3, Offset Register Location and Default Values.

In addition to loading offset values into the FIFO, it also possible to read the current offset values. It is only possible to read offset values via parallel read.

Figure 4, Programmable Flag Offset Programming Sequence, summarizes the control pins and sequence for both serial and parallel programming modes. For a more detailed description, see discussion that follows. The offset registers may be programmed (and reprogrammed) any time after Master Reset, regardless of whether serial or parallel programming has been selected.

### TABLE I — STATUS FLAGS FOR IDT STANDARD MODE

<table>
<thead>
<tr>
<th>Number of Words in FIFO</th>
<th>IDT72V295</th>
<th>IDT72V2105</th>
<th>FF</th>
<th>PAF</th>
<th>HF</th>
<th>PAE</th>
<th>EF</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>1 to n (1)</td>
<td>1 to n (1)</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>(n+1) to 65,536</td>
<td>(n+1) to 131,072</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>65,537 to (131,072-(m+1)) to 131,071</td>
<td>(262,144-(m+1)) to 262,143</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>131,072</td>
<td>262,144</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
</tbody>
</table>

**NOTES:**
1. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n = 1,023 when serial offset loading is selected.
2. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.

### TABLE II — STATUS FLAGS FOR FWFT MODE

<table>
<thead>
<tr>
<th>Number of Words in FIFO (1)</th>
<th>IDT72V295</th>
<th>IDT72V2105</th>
<th>IR</th>
<th>PAF</th>
<th>HF</th>
<th>PAE</th>
<th>OR</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>1 to n+1 (1)</td>
<td>1 to n+1 (1)</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(n+2) to 65,537</td>
<td>(n+2) to 131,073</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td></td>
<td></td>
</tr>
<tr>
<td>65,538 to (131,073-(m+1)) (2) to 131,072 (2)</td>
<td>131,074 to (262,145-(m+1)) (2) to 262,144</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(131,073-m) to 131,072</td>
<td>(262,145-m) to 262,144</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td></td>
<td></td>
</tr>
<tr>
<td>131,073</td>
<td>262,145</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
</tbody>
</table>

**NOTES:**
1. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n = 1,023 when serial offset loading is selected.
2. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.
**Figure 3. Offset Register Location and Default Values**

- **IDT72V295 (131,072 x 18-BIT)**
  - **EMPTY OFFSET (LSB) REGISTER**
    - Default Value:
    - 007FH if **LD** is LOW at Master Reset,
    - 03FFH if **LD** is HIGH at Master Reset
  - **FULL OFFSET (LSB) REGISTER**
    - Default Value:
    - 007FH if **LD** is LOW at Master Reset,
    - 03FFH if **LD** is HIGH at Master Reset

- **IDT72V2105 (262,144 x 18-BIT)**
  - **EMPTY OFFSET (LSB) REGISTER**
    - Default Value:
    - 007FH if **LD** is LOW at Master Reset,
    - 03FFH if **LD** is HIGH at Master Reset
  - **FULL OFFSET (LSB) REGISTER**
    - Default Value:
    - 007FH if **LD** is LOW at Master Reset,
    - 03FFH if **LD** is HIGH at Master Reset

**Figure 4. Programmable Flag Offset Programming Sequence**

<table>
<thead>
<tr>
<th>LD</th>
<th>WEN</th>
<th>REN</th>
<th>SEN</th>
<th>WCLK</th>
<th>RCLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
1. The programming method can only be selected at Master Reset.
2. Parallel reading of the offset registers is always permitted regardless of which programming method has been selected.
3. The programming sequence applies to both IDT Standard and FWFT modes.
SERIAL PROGRAMMING MODE

If Serial Programming mode has been selected, as described above, then programming of PÆE and PÆF values can be achieved by using a combination of the LD, SEN, WCLK and SI input pins. Programming PÆE and PÆF proceeds as follows: when LD and SEN are set LOW, data on the SI input are written, one bit for each WCLK rising edge, starting with the Empty Offset LSB and ending with the Full Offset MSB. A total of 34 bits for the IDT72V295 and 36 bits for the IDT72V2105. See Figure 13, Serial Loading of Programmable Flag Registers, for the timing diagram for this mode.

Using the serial method, individual registers cannot be programmed selectively. PÆE and PÆF can show a valid status only after the complete set of bits (for all offset registers) has been entered. The registers can be reprogrammed as long as the complete set of new offset bits is entered. When LD is LOW and SEN is HIGH, no serial write to the registers can occur.

Write operations to the FIFO are allowed before and during the serial programming sequence. In this case, the programming of all offset bits does not have to occur at once. A select number of bits can be written to the Siemens input and then, by bringing LD and SEN HIGH, data can be written to FIFO memory via DI by toggling WEN. When WEN is brought HIGH with LD and SEN restored to a LOW, the next offset bit in sequence is written to the registers via SI. If an interruption of serial programming is desired, it is sufficient either to set LD LOW and deactivate SEN or to set SEN LOW and deactivate LD. Once LD and SEN are both restored to a LOW level, serial offset programming continues.

From the time serial programming has begun, neither partial flag will be valid until the full set of bits required to fill all the offset registers has been written. Measuring from the rising WCLK edge that achieves the above criteria; PÆF will be valid after two more rising WCLK edges plus tPAF, PÆE will be valid after the next two rising RCLK edges plus tPAF plus tSKW2.

It is not possible to read the flag offset values in a serial mode.

PARALLEL MODE

If Parallel Programming mode has been selected, as described above, then programming of PÆE and PÆF values can be achieved by using a combination of the LD, WCLK, WEN and DI input pins. For the IDT72V295/72V2105, programming PÆE and PÆF proceeds as follows: when LD and WEN are set LOW, data on the inputs DI are written into the Empty Offset LSB Register on the first LOW-to-HIGH transition of WCLK. Upon the second LOW-to-HIGH transition of WCLK, data are written into the Empty Offset MSB Register. Upon the third LOW-to-HIGH transition of WCLK, data are written into the Full Offset LSB Register. Upon the fourth LOW-to-HIGH transition of WCLK, data are written into the Full Offset MSB Register. The fifth transition of WCLK writes, once again, to the Empty Offset LSB Register. See Figure 14, Parallel Loading of Programmable Flag Registers, for the timing diagram for this mode.

The act of writing offsets in parallel employs a dedicated write offset register pointer. The act of reading offsets employs a dedicated read offset register pointer. The two pointers operate independently; however, a read and a write should not be performed simultaneously to the offset registers. A Master Reset initializes both pointers to the Empty Offset (LSB) register. A Partial Reset has no effect on the position of these pointers.

Write operations to the FIFO are allowed before and during the parallel programming sequence. In this case, the programming of all offset registers does not have to occur at one time. One, two or more offset registers can be written and then by bringing LD HIGH, write operations can be redirected to the FIFO memory. When LD is set LOW again, and WEN is LOW, the next offset register in sequence is written to. As an alternative to holding WEN LOW and toggling LD, parallel programming can also be interrupted by setting LD LOW and toggling WEN.

Note that the status of a partial flag (PÆE or PÆF) output is invalid during the programming process. From the time parallel programming has begun, a partial flag output will not be valid until the appropriate offset word has been written to the register(s) pertaining to that flag. Measuring from the rising WCLK edge that achieves the above criteria; PÆF will be valid after two more rising WCLK edges plus tPAF, PÆE will be valid after the next two rising RCLK edges plus tPAE plus tSKW2.

The act of reading the offset registers employs a dedicated read offset register pointer. The contents of the offset registers can be read on the Qn-Qp pins when LD is set LOW and WEN is set LOW. For the IDT72V295/72V2105, data are read via Qn from the Empty Offset LSB Register on the first LOW-to-HIGH transition of RCLK. Upon the second LOW-to-HIGH transition of RCLK, data are read from the Empty Offset MSB Register. Upon the third LOW-to-HIGH transition of RCLK, data are read from the Full Offset LSB Register. Upon the fourth LOW-to-HIGH transition of RCLK, data are read from the Full Offset MSB Register. The fifth transition of RCLK reads, once again, from the Empty Offset LSB Register. See Figure 15, Parallel Read of Programmable Flag Registers, for the timing diagram for this mode.

It is permissible to interrupt the offset register read sequence with reads or writes to the FIFO. The interruption is accomplished by deasserting WEN, LD, or both together. When WEN and LD are restored to a LOW level, reading of the offset registers continues where it left off. It should be noted, and care should be taken from the fact that when a parallel read of the flag offsets is performed, the data word that was present on the output lines Qn will be overwritten.

Parallel reading of the offset registers is always permitted regardless of which timing mode (IDT Standard or FWFT modes) has been selected.

RETRANSMIT OPERATION

The Retransmit operation allows data that has already been read to be accessed again. There are two stages: first, a setup procedure that resets the read pointer to the first location of memory, then the actual retransmit, which consists of reading out the memory contents, starting at the beginning of memory.

Retransmit setup is initiated by holding RT LOW during a rising RCLK edge. REN and WEN must be HIGH before bringing RT LOW. At least two words, but no more than D - 2 words, should have been written into the FIFO and read from the FIFO between Reset (Master or Partial) and the time of Retransmit setup. D = 131,072 for the IDT72V295 and D = 262,144 for the IDT72V2105. In FWFT mode, D = 131,073 for the IDT72V295 and D = 262,145 for the IDT72V2105.

If IDT Standard mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting EF LOW. The change in level will only be noticeable if EF was HIGH before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When EF goes HIGH, Retransmit setup is complete and read operations may begin starting with the first location in memory. Since IDT Standard mode is selected, every word read including the first word following Retransmit setup requires a LOW on REN to enable the rising edge of RCLK. See Figure 11, Retransmit Timing (IDT Standard Mode), for the relevant timing diagram.
If FWFT mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting OR HIGH. During this period, the internal read pointer is set to the first location of the RAM array.

When OR goes LOW, Retransmit setup is complete; at the same time, the contents of the first location appear on the outputs. Since FWFT mode is selected, the first word appears on the outputs, no LOW on REN is necessary. Reading all subsequent words requires a LOW on REN to enable the rising edge of RCLK. See Figure 12, Retransmit Timing (FWFT Mode), for the relevant timing diagram.

For either IDT Standard mode or FWFT mode, updating of the PAE, HF, and PAF flags begin with the rising edge of RCLK that RT is setup. PAE is synchronized to RCLK, thus on the second rising edge of RCLK after RT is setup, the PAE flag will be updated. HF is asynchronous, thus the rising edge of RCLK that RT is setup will update HF. PAF is synchronized to WCLK, thus the second rising edge of WCLK that occurs tskew after the rising edge of RCLK that RT is setup will update PAF. RT is synchronized to RCLK.
SIGNAL DESCRIPTION

INPUTS:
DATA IN (D0 - D17)
Data inputs for 18-bit wide data.

CONTROLS:
MASTER RESET (MRS)
A Master Reset is accomplished whenever the MRS input is taken to a LOW state. This operation sets the internal read and write pointers to the first location of the RAM array. PAE will go LOW, PAF will go HIGH, and FF will go HIGH.

If FWFT is LOW during Master Reset then the IDT Standard mode, along with EF and FF are selected. EF will go LOW and FF will go HIGH. If FWFT is HIGH, then the First Word Fall Through mode (FWFT), along with IR and OR, are selected. OR will go HIGH and IR will go LOW.

If LD is LOW during Master Reset, then PAE is assigned a threshold 127 words from the empty boundary and PAF is assigned a threshold 127 words from the full boundary; 127 words corresponds to an offset value of 07FH. Following Master Reset, parallel loading of the offsets is permitted, but not serial loading.

If LD is HIGH during Master Reset, then PAF is assigned a threshold 1,023 words from the empty boundary and PAF is assigned a threshold 1,023 words from the full boundary; 1,023 words corresponds to an offset value of 3FFH. Following Master Reset, serial loading of the offsets is permitted, but not parallel loading.

Parallel reading of the registers is always permitted. (See section describing the LD pin for further details.)

During a Master Reset, the output register is initialized to all zeroes. A Master Reset is required after power up, before a write operation can take place. MRS is asynchronous.

See Figure 5, Master Reset Timing, for the relevant timing diagram.

PARTIAL RESET (PRS)
A Partial Reset is accomplished whenever the PRS input is taken to a LOW state. As in the case of the Master Reset, the internal read and write pointers are set to the first location of the RAM array, PAE goes LOW, PAF goes HIGH, and FF goes HIGH.

Whichever mode is active at the time of Partial Reset, IDT Standard mode or First Word Fall Through, that mode will remain selected. If the IDT Standard mode is active, then FF will go HIGH and EF will go LOW. If the First Word Fall Through mode is active, then OR will go HIGH, and IR will go LOW.

Following Partial Reset, all values held in the offset registers remain unchanged. The programming method (parallel or serial) currently active at the time of Partial Reset is also retained. The output register is initialized to all zeroes. PRS is asynchronous.

A Partial Reset is useful for resetting the device during the course of operation, when reprogramming partial flag offset settings may not be convenient.

See Figure 6, Partial Reset Timing, for the relevant timing diagram.

RETRANSMIT (RT)
The Retransmit operation allows data that has already been read to be accessed again. There are two stages: first, a setup procedure that resets the read pointer to the first location of memory, then the actual retransmit, which consists of reading out the memory contents, starting at the beginning of the memory.

Retransmit setup is initiated by holding RT LOW during a rising RCLK edge. REN and WEN must be HIGH before bringing RT LOW.

If IDT Standard mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting EF LOW. The change in level will only be noticeable if EF was HIGH before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When EF goes HIGH, Retransmit setup is complete and read operations may begin starting with the first location in memory. Since IDT Standard mode is selected, every word read including the first word following Retransmit setup requires a LOW on REN to enable the rising edge of RCLK. See Figure 11, Retransmit Timing (IDT Standard Mode), for the relevant timing diagram.

If FWFT mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting OR HIGH. During this period, the internal read pointer is set to the first location of the RAM array.

When OR goes LOW, Retransmit setup is complete; at the same time, the contents of the first location appear on the outputs. Since FWFT mode is selected, the first word appears on the outputs, no LOW on REN is necessary. Reading all subsequent words requires a LOW on REN to enable the rising edge of RCLK. See Figure 12, Retransmit Timing (FWFT Mode), for the relevant timing diagram.

FIRST WORD FALL THROUGH/SERIAL IN (FWFT/SI)
This is a dual purpose pin. During Master Reset, the state of the FWFT/SI input determines whether the device will operate in IDT Standard mode or First Word Fall Through (FWFT) mode.

If, at the time of Master Reset, FWFT/SI is LOW, then IDT Standard mode will be selected. This mode uses the Empty Flag (EF) to indicate whether or not there are any words present in the FIFO memory. It also uses the Full Flag function (FF) to indicate whether or not the FIFO memory has any free space for writing. In IDT Standard mode, every word read from the FIFO, including the first, must be requested using the Read Enable (REN) and RCLK.

If, at the time of Master Reset, FWFT/SI is HIGH, then FWFT mode will be selected. This mode uses Output Ready (OR) to indicate whether or not there is valid data at the data outputs (Qn). It also uses Input Ready (IR) to indicate whether or not the FIFO memory has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to Qn after three RCLK rising edges, REN = LOW is not necessary. Subsequent words must be accessed using the Read Enable (REN) and RCLK.

After Master Reset, FWFT/SI acts as a serial input for loading PAE and PAF offsets into the programmable registers. The serial input function can only be used when the serial loading method has been selected during Master Reset. Serial programming using the FWFT/SI pin functions the same way in both IDT Standard and FWFT modes.

WRITE CLOCK (WCLK)
A write cycle is initiated on the rising edge of the WCLK input. Data setup and hold times must be met with respect to the LOW-to-HIGH transition of the WCLK. It is permissible to stop the WCLK. Note that while WCLK is idle, the FF/IR, PAF and HF flags will not be updated. (Note that WCLK is only capable of updating HF flag to LOW.) The Write and Read Clocks can either be independent or coincident.

WRITE ENABLE (WEN)
When the WEN input is LOW, data may be loaded into the FIFO RAM array on the rising edge of every WCLK cycle if the device is not full. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
When \( WEN \) is HIGH, no new data is written in the RAM array on each WCLK cycle. To prevent data overflow in the IDT Standard mode, \( FF \) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, \( FF \) will go HIGH allowing a write to occur. The \( FF \) is updated by two WCLK cycles + \( tSKEW \) after the RCLK cycle.

To prevent data overflow in the FWFT mode, \( IR \) will go HIGH, inhibiting further write operations. Upon the completion of a valid read cycle, \( IR \) will go LOW allowing a write to occur. The \( IR \) flag is updated by two WCLK cycles + \( tSKEW \) after the valid RCLK cycle. \( WEN \) is ignored when the FIFO is full in either FWFT or IDT Standard mode.

### READ CLOCK ( \( RCLK \) )

A read cycle is initiated on the rising edge of the RCLK input. Data can be read on the outputs, on the rising edge of the RCLK input. It is permissible to stop the RCLK. Note that while RCLK is idle, the \( EF/\overline{OR}, \overline{PAE} \) and \( \overline{HF} \) flags will not be updated. (Note that RCLK is only capable of updating the \( HF \) flag to HIGH.) The Write and Read Clocks can be independent or coincident.

### READ ENABLE ( \( REN \) )

When Read Enable is LOW, data is loaded from the RAM array into the output register on the rising edge of every RCLK cycle if the device is not empty.

When the \( REN \) input is HIGH, the output register holds the previous data and no new data is loaded into the output register. The data outputs \( Qn \) maintain the previous data value.

In the IDT Standard mode, every word accessed at \( Qn \), including the first word written to an empty FIFO, must be requested using \( REN \). When the last word has been read from the FIFO, the Empty Flag (\( EF \)) will go LOW, inhibiting further read operations. \( REN \) is ignored when the FIFO is empty. Once a write is performed, \( EF \) will go HIGH allowing a read to occur. The \( EF \) flag is updated by two RCLK cycles + \( tSKEW \) after the valid WCLK cycle.

In the FWFT mode, the first word written to an empty FIFO automatically goes to the outputs \( Qn \), on the third valid LOW to HIGH transition of RCLK + \( tSKEW \) after the first write. \( REN \) does not need to be asserted LOW. In order to access all other words, a read must be executed using \( REN \). The RCLK LOW to HIGH transition after the last word has been read from the FIFO, Output Ready (\( OR \)) will go HIGH with a true read (RCLK with \( REN =\) LOW), inhibiting further read operations. \( REN \) is ignored when the FIFO is empty.

### SERIAL ENABLE ( \( SEN \) )

The \( SEN \) input is an enable used only for serial programming of the offset registers. The serial programming method must be selected during Master Reset. \( SEN \) is always used in conjunction with \( LD \). When these lines are both LOW, data at the SI input can be loaded into the program register one bit for each LOW-to-HIGH transition of WCLK. (See Figure 4.)

When \( SEN \) is HIGH, the programmable registers retains the previous settings and no offsets are loaded. \( SEN \) functions the same way in both IDT Standard and FWFT modes.

### OUTPUT ENABLE ( \( OE \) )

When Output Enable is enabled (LOW), the parallel output buffers receive data from the output register. When \( OE \) is HIGH, the output data bus (\( Qn \)) goes into a high impedance state.

### LOAD ( \( LD \) )

This is a dual purpose pin. During Master Reset, the state of the \( LD \) input determines one of two default offset values (127 or 1,023) for the \( PAE \) and \( PAF \) flags, along with the method by which these offset registers can be programmed, parallel or serial. After Master Reset, \( LD \) enables write operations to and read operations from the offset registers. Only the offset loading method currently selected can be used to write to the registers. Offset registers can be read only in parallel. A LOW on \( LD \) during Master Reset selects a default \( PAF \) offset value of 07FH (a threshold 127 words from the empty boundary), a default \( PAF \) offset value of 07FH (a threshold 127 words from the full boundary), and parallel loading of other offset values. A HIGH on \( LD \) during Master Reset selects a default \( PAF \) offset value of 3FFH (a threshold 1,023 words from the empty boundary), a default \( PAF \) offset value of 3FFH (a threshold 1,023 words from the full boundary), and serial loading of other offset values.

After Master Reset, the \( LD \) pin is used to activate the programming process of the flag offset values \( PAE \) and \( PAF \). Pulling \( LD \) LOW will begin a serial loading or parallel load or read of these offset values. See Figure 4, Programmable Flag Offset Programming Sequence.

### OUTPUTS:

#### FULL FLAG ( \( FF/\overline{IR} \) )

This is a dual purpose pin. In IDT Standard mode, the Full Flag (\( FF \)) function is selected. When the FIFO is full, \( FF \) will go LOW, inhibiting further write operations. When \( FF \) is HIGH, the FIFO is not full. If no reads are performed after a reset (either \( MRS \) or \( PRS \)), \( FF \) will go LOW after \( D \) writes to the FIFO (\( D = 131,072 \) for the IDT72V295 and 262,144 for the IDT72V2105). See Figure 7, Write Cycle and Full Flag Timing (IDT Standard Mode), for the relevant timing information.

In FWFT mode, the Input Ready (\( IR \)) function is selected. \( IR \) goes LOW when memory space is available for writing in data. When there is no longer any free space left, \( IR \) goes HIGH, inhibiting further write operations. If no reads are performed after a reset (either \( MRS \) or \( PRS \)), \( IR \) will go HIGH after \( D \) writes to the FIFO (\( D = 131,073 \) for the IDT72V295 and 262,145 for the IDT72V2105) See Figure 9, Write Timing (FWFT Mode), for the relevant timing information.

The \( IR \) status not only measures the contents of the FIFO memory, but also counts the presence of a word in the output register. Thus, in FWFT mode, the total number of writes necessary to deassert \( IR \) is one greater than needed to assert \( FF \) in IDT Standard mode. \( FF/\overline{IR} \) are synchronous and updated on the rising edge of WCLK. \( FF/\overline{IR} \) are double register-buffered outputs.

#### EMPTY FLAG ( \( EF/\overline{OR} \) )

This is a dual purpose pin. In the IDT Standard mode, the Empty Flag (\( EF \)) function is selected. When the FIFO is empty, \( EF \) will go LOW, inhibiting further read operations. When \( EF \) is HIGH, the FIFO is not empty. See Figure 8, Read Cycle, Empty Flag and First Word Latency Timing (IDT Standard Mode), for the relevant timing information.

In FWFT mode, the Output Ready (\( OR \)) function is selected. \( OR \) goes LOW at the same time that the first word written to an empty FIFO appears valid on the outputs. \( OR \) stays LOW after the RCLK LOW to HIGH transition that shifts the last word from the FIFO memory to the outputs. \( OR \) goes HIGH only with a true read (RCLK with \( REN = \) LOW). The previous data stays at the outputs, indicating the last word was read. Further data reads are inhibited until \( OR \) goes LOW again. See Figure 10, Read Timing (FWFT Mode), for the relevant timing information.
EF/OR is synchronous and updated on the rising edge of RCLK.
In IDT Standard mode, EF is a double register-buffered output. In FWFT mode, OR is a triple register-buffered output.

PROGRAMMABLE ALMOST-FULL FLAG (PAF)

The Programmable Almost-Full flag (PAF) will go LOW when the FIFO reaches the almost-full condition. In IDT Standard mode, if no reads are performed after reset (MRS), PAF will go LOW after (D - m) words are written to the FIFO. The PAF will go LOW after (131,072-m) writes for the IDT72V295 and (262,144-m) writes for the IDT72V2105. The offset “m” is the full offset value. The default setting for this value is stated in the footnote of Table 1.
In FWFT mode, the PAF will go LOW after (131,073-m) writes for the IDT72V295 and (262,145-m) writes for the IDT72V2105, where m is the full offset value. The default setting for this value is stated in the footnote of Table 2.
See Figure 16, Programmable Almost-Full Flag Timing (IDT Standard and FWFT Mode), for the relevant timing information.
PAF is synchronous and updated on the rising edge of WCLK.

PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

The Programmable Almost-Empty flag (PAE) will go LOW when the FIFO reaches the almost-empty condition. In IDT Standard mode, PAE will go LOW when there are n words or less in the FIFO. The offset “n” is the empty offset value. The default setting for this value is stated in the footnote of Table 1.
In FWFT mode, the PAE will go LOW when there are n+1 words or less in the FIFO. The default setting for this value is stated in the footnote of Table 2.
See Figure 17, Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Mode), for the relevant timing information.
PAE is synchronous and updated on the rising edge of RCLK.

HALF-FULL FLAG (HF)

This output indicates a half-full FIFO. The rising WCLK edge that fills the FIFO beyond half-full sets HF LOW. The flag remains LOW until the difference between the write and read pointers becomes less than or equal to half of the total depth of the device; the rising RCLK edge that accomplishes this condition sets HF HIGH.
In IDT Standard mode, if no reads are performed after reset (MRS or PRS), HF will go LOW after (D/2 + 1) writes to the FIFO, where D = 131,072 for the IDT72V295 and 262,144 for the IDT72V2105.
In FWFT mode, if no reads are performed after reset (MRS or PRS), HF will go LOW after (D - 1/2 + 2) writes to the FIFO, where D = 131,073 for the IDT72V295 and 262,145 for the IDT72V2105.
See Figure 18, Half-Full Flag Timing (IDT Standard and FWFT Modes), for the relevant timing information. Because HF is updated by both RCLK and WCLK, it is considered asynchronous.

DATA OUTPUTS (Q0-Q17)

(Q0 - Q17) are data outputs for 18-bit wide data.
Figure 5. Master Reset Timing
Figure 6. Partial Reset Timing
NOTES:
1. \( t_{SKEW1} \) is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that \( FF \) will go high (after one WCLK cycle plus \( t_{WFF} \)). If the time between the rising edge of the RCLK and the rising edge of the WCLK is less than \( t_{SKEW1} \), then the \( FF \) deassertion may be delayed one extra WCLK cycle.
2. \( \bar{L}\bar{D} = \text{HIGH}, \bar{O}\bar{E} = \text{LOW}, \bar{E}\bar{F} = \text{HIGH} \).

**Figure 7. Write Cycle and Full Flag Timing (IDT Standard Mode)**

\[ \text{Diagram showing the timing relationships between WCLK, RCLK, REN, and FF.} \]

NOTES:
1. \( t_{SKEW1} \) is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that \( EF \) will go HiGH (after one RCLK cycle plus \( t_{RCLK} \)). If the time between the rising edge of WCLK and the rising edge of RCLK is less than \( t_{SKEW1} \), then \( EF \) deassertion may be delayed one extra RCLK cycle.
2. \( \bar{L}\bar{D} = \text{HIGH} \).
3. First word latency: \( t_{SKEW1} + t_{RCLK} + t_{WFF} \).

**Figure 8. Read Cycle, Empty Flag and First Data Word Latency Timing (IDT Standard Mode)**

\[ \text{Diagram showing the timing relationships between WCLK, RCLK, REN, and EF.} \]
NOTES:
1. \( t_{SKW1} \) is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that OR will go LOW after two RCLK cycles plus \( t_{REF} \). If the time between the rising edge of WCLK and the rising edge of RCLK is less than \( t_{SKW1} \), then OR assertion may be delayed one extra RCLK cycle.
2. \( t_{SKW2} \) is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that PAE will go HIGH after one RCLK cycle plus \( t_{PAE} \). If the time between the rising edge of WCLK and the rising edge of RCLK is less than \( t_{SKW2} \), then the PAE deassertion may be delayed one extra RCLK cycle.
3. \( LD = \text{HIGH} \), \( OE = \text{LOW} \)
4. \( n = \text{PAE offset}, m = \text{PAF offset} \) and \( D = \text{maximum FIFO depth} \).
5. \( D = 131,073 \) for IDT72V295 and 262,145 for IDT72V2105.
6. First word latency: \( t_{SKW1} + 2 \times t_{RCLK} + t_{REF} \).

\[ W_{1} \ W_{2} \ W_{4} \ W_{n+2} \ W_{n+3} \ W_{n+4} \ W_{D-m} \ W_{D-m+1} \ W_{D-m+2} \ W_{D-m+3} \ W_{W_{1}} \ W_{W_{2}} \ W_{W_{4}} \ W_{W_{n+2}} \ W_{W_{n+3}} \ W_{W_{n+4}} \ W_{W_{D-m}} \ W_{W_{D-m+1}} \ W_{W_{D-m+2}} \ W_{W_{D-m+3}} \]

\[ W_{n+3} \ W_{n+4} \ W_{W_{D-m}} \ W_{W_{D-m+1}} \]

\[ t_{DH} \ t_{DS} \ t_{SKEW1(1)} \]

\[ t_{DS} \ t_{DS} \ t_{DS} \ t_{SKEW2(2)} \]

\[ t_{A} \ t_{REF} \]

\[ t_{RF} \]

\[ t_{PAE} \]

\[ t_{PAF} \]

\[ t_{IR} \]

\[ t_{WFF} \]

4668 dw 12

Figure 9. Write Timing (First Word Fall Through Mode)
NOTES:
1. tSKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that IR will go LOW after one WCLK cycle plus tWFF. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tSKEW1, then the IR assertion may be delayed one extra WCLK cycle.
2. tSKEW2 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that PAF will go HIGH after one WCLK cycle plus tWFF. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tSKEW2, then the PAF deassertion may be delayed one extra WCLK cycle.
3. LD = HIGH
4. n = PAE Offset, m = PAF offset and D = maximum FIFO depth.
5. D = 131,073 for IDT72V295 and 262,144 for IDT72V2105.

Figure 10. Read Timing (First Word Fall Through Mode)
NOTES:
1. Retransmit setup is complete after EF returns HIGH, only then can a read operation begin.
2. OE = LOW.
3. W1 = first word written to the FIFO after Master Reset, W2 = second word written to the FIFO after Master Reset.
4. No more than $D - 2$ may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, $\overline{FF}$ will be HIGH throughout the Retransmit setup procedure.
   $D = 131,072$ for IDT72V295 and $262,144$ for IDT72V2105.
5. There must be at least two words written to the FIFO before a Retransmit operation can be invoked.

Figure 11. Retransmit Timing (IDT Standard Mode)
NOTES:
1. Retransmit setup is complete after $OR$ returns LOW.
2. No more than $D - 2$ words may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, $IR$ will be LOW throughout the Retransmit setup procedure. $D = 131,073$ for the IDT72V295 and $262,145$ for the IDT72V2105.
3. $OE = LOW$.
4. $W_1, W_2, W_3$ = first, second and third words written to the FIFO after Master Reset.
5. There must be at least two words written to the FIFO before a Retransmit operation can be invoked.

Figure 12. Retransmit Timing (FWFT Mode)

NOTE:
1. $X = 16$ for the IDT72V295 and $X = 17$ for the IDT72V2105.

Figure 13. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

IDT72V295/72V2105 3.3V HIGH DENSITY CMOS
SUPERSYNC FIFO™ 131,072 x 18, 262,144 x 18

NOTES:
1. \( m = PAF \) offset.
2. \( D = \) maximum FIFO depth.
3. \( t_{SKEW2} \) is the minimum time between a rising \( RCLK \) edge and a rising \( WCLK \) edge to guarantee that \( PAF \) will go HIGH (after one \( WCLK \) cycle plus \( t_{PAF} \)). If the time between the rising edge of \( RCLK \) and the rising edge of \( WCLK \) is less than \( t_{SKEW2} \), then the \( PAF \) deassertion time may be delayed one extra \( WCLK \) cycle.
4. \( PAF \) is asserted and updated on the rising edge of \( WCLK \) only.

Figure 14. Parallel Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)

Figure 15. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT Modes)

Figure 16. Programmable Almost-Full Flag Timing (IDT Standard and FWFT Modes)
NOTES:
1. \( n = \text{PAE} \) offset.
2. For IDT Standard mode
3. For FWFT mode.
4. \( t_{SKEW} \) is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that \( \text{PAE} \) will go HIGH (after one RCLK cycle plus \( t_{PAE} \)). If the time between the rising edge of WCLK and the rising edge of RCLK is less than \( t_{SKEW} \), then the \( \text{PAE} \) deassertion may be delayed one extra RCLK cycle.
5. \( \text{PAE} \) is asserted and updated on the rising edge of WCLK only.

\( \text{Figure 17. Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes)} \)

NOTES:
1. For IDT Standard mode: \( D = \) maximum FIFO depth. \( D = 131,072 \) for the IDT72V295 and 262,144 for the IDT72V2105.
2. For FWFT mode: \( D = \) maximum FIFO depth. \( D = 131,073 \) for the IDT72V295 and 262,145 for the IDT72V2105.

\( \text{Figure 18. Half-Full Flag Timing (IDT Standard and FWFT Modes)} \)
OPTIONAL CONFIGURATIONS

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the EF and FF functions in IDT Standard mode and the IR and OR functions in FWFT mode. Because of variations in skew between RCLK and WCLK, it is possible for EF/FF deassertion and IR/OR assertion to vary by one cycle between FIFOs. In IDT Standard mode, such problems can be avoided by creating composite flags, that is, ANDing EF of every FIFO, and separately ANDing FF of every FIFO. In FWFT mode, composite flags can be created by ORing OR of every FIFO, and separately ORing IR of every FIFO.

Figure 23 demonstrates a width expansion using two IDT72V295/72V2105 devices. D0-D17 from each device form a 36-bit wide input bus and Q0-Q17 from each device form a 36-bit wide output bus. Any word width can be attained by adding additional IDT72V295/72V2105 devices.

NOTES:
1. Use an AND gate in IDT Standard mode, an OR gate in FWFT mode.
2. Do not connect any output control signals directly together.
3. FIFO #1 and FIFO #2 must be the same depth, but may be different word widths.

Figure 19. Block Diagram of 131,072 x 36 and 262,144 x 36 Width Expansion
DEPTCH EXPANSION CONFIGURATION (FWFT MODE ONLY)

The IDT72V295 can easily be adapted to applications requiring depths greater than 131,072 and 262,144 for the IDT72V2105 with an 18-bit bus width. In FWFT mode, the FIFOs can be connected in series (the data outputs of one FIFO connected to the data inputs of the next) with no external logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. Figure 24 shows a depth expansion using two IDT72V295/72V2105 devices.

Care should be taken to select FWFT mode during Master Reset for all FIFOs in the depth expansion configuration. The first word written to an empty configuration will pass from one FIFO to the next ("ripple down") until it finally appears at the outputs of the last FIFO in the chain—no read operation is necessary but the RCLK of each FIFO must be free-running. Each time the data word appears at the outputs of one FIFO, that device's OR line goes LOW, enabling a write to the next FIFO in line.

For an empty expansion configuration, the amount of time it takes for OR of the last FIFO in the chain to go LOW (i.e. valid data to appear on the last FIFO's outputs) after a word has been written to the first FIFO is the sum of the delays for each individual FIFO:

\[(N - 1) \times (4 \times \text{transfer clock}) + 3 \times \text{TRCLK}\]

where N is the number of FIFOs in the expansion and TRCLK is the RCLK period. Note that extra cycles should be added for the possibility that the tSKEW1 specification is not met between WCLK and transfer clock, or RCLK and transfer clock, for the OR flag.

The "ripple down" delay is only noticeable for the first word written to an empty depth expansion configuration. There will be no delay evident for subsequent words written to the configuration.

The first free location created by reading from a full depth expansion configuration will "bubble up" from the last FIFO to the previous one until it finally moves into the first FIFO of the chain. Each time a free location is created in one FIFO of the chain, that FIFO's IR line goes LOW, enabling the preceding FIFO to write a word to fill it.

For a full expansion configuration, the amount of time it takes for IR of the first FIFO in the chain to go LOW after a word has been read from the last FIFO is the sum of the delays for each individual FIFO:

\[(N - 1) \times (3 \times \text{transfer clock}) + 2 \times \text{TWCLK}\]

where N is the number of FIFOs in the expansion and TWCLK is the WCLK period. Note that extra cycles should be added for the possibility that the tSKEW1 specification is not met between RCLK and transfer clock, or WCLK and transfer clock, for the IR flag.

The Transfer Clock line should be tied to either WCLK or RCLK, whichever is faster. Both these actions result in data moving, as quickly as possible, to the end of the chain and free locations to the beginning of the chain.
### ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Device Type</th>
<th>Power</th>
<th>Speed</th>
<th>Package</th>
<th>Process / Temperature Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>BLANK 8</td>
<td></td>
<td></td>
<td></td>
<td>Tray</td>
</tr>
<tr>
<td>BLANK (1)</td>
<td></td>
<td></td>
<td></td>
<td>Tape and Reel</td>
</tr>
<tr>
<td>G (2)</td>
<td></td>
<td></td>
<td></td>
<td>Commercial (0°C to +70°C)</td>
</tr>
<tr>
<td>PF</td>
<td></td>
<td></td>
<td></td>
<td>Industrial (-40°C to +85°C)</td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td>Green</td>
</tr>
<tr>
<td>15</td>
<td></td>
<td></td>
<td></td>
<td>Thin Plastic Quad Flatpack</td>
</tr>
<tr>
<td>20</td>
<td></td>
<td></td>
<td></td>
<td>(TQFP, PN64)</td>
</tr>
<tr>
<td>L</td>
<td></td>
<td></td>
<td></td>
<td>Commercial Only</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock Cycle Time (tCLK)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Speed in Nanoseconds</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Commercial Only</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(Com'l &amp; Ind')</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Lead Finish (SNPB) PARTS ARE IN EOL PROCESS. PRODUCT DISCONTINUATION NOTICE - PDN# SP-17-02</td>
</tr>
</tbody>
</table>

**NOTES:**

1. Industrial temperature range is available as a standard device for 15ns.
2. Green parts are available. For specific speeds and packages contact your sales office.
Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

5. Renesas Electronics products are classified according to the following two quality grades; "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

   Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or in the public event of the failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rv.4.0-1 November 2017)

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.IDT.com/go/support

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2019 Renesas Electronics Corporation. All rights reserved.