

GENERAL DESCRIPTION


The 852911I is a low skew, 1-to-9 Differential-to-HSTL Fanout Buffer. The 852911I has two selectable clock inputs which can accept most differential input levels.

Guaranteed output skew, part-to-part skew and crossover voltage characteristics make the 852911I ideal for today's most advanced applications, such as IA64 and static RAMs.

FEATURES

- 9 HSTL outputs
- Selectable differential CLK, nCLK or LVPECL clock inputs
- HSTL_CLK, nHSTL_CLK pair can accept the following differential input levels: LVPECL, LVDS, HSTL, SSTL, HCSL
- PECL_CLK, nPECL_CLK supports the following input types: LVPECL, CML, SSTL
- Maximum output frequency: 500MHz
- Output skew: 100ps (maximum)
- Part-to-part skew: 300ps (maximum)
- Propagation delay: 1.7ns (maximum)
- $V_{OH} = 1.4V$ (maximum)
- 3.3V core, 1.6V to 3.6V output supply range
- -40°C to 85°C ambient operating temperature

BLOCK DIAGRAM



PIN ASSIGNMENT




TABLE 1. PIN DESCRIPTIONS

Number	Name	Type		Description
1	V _{DD}	Power		Core supply pin.
2	nHSTL_CLK	Input	Pullup/ Pulldown	Inverting differential clock input. V _{CC} /2 default when left floating.
3	PECL_CLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
4	nPECL_CLK	Input	Pullup/ Pulldown	Inverting differential clock input. V _{CC} /2 default when left floating.
5, 6	nQ8, Q8	Output		Differential output pair. HSTL interface level.
7, 9	nQ7, Q7	Output		Differential output pair. HSTL interface level.
8, 15, 22	V _{DDO}	Power		Output supply pins.
10, 11	nQ6, Q6	Output		Differential output pair. HSTL interface level.
12, 13	nQ5, Q5	Output		Differential output pair. HSTL interface level.
14, 16	nQ4, Q4	Output		Differential output pair. HSTL interface level.
17, 18	nQ3, Q3	Output		Differential output pair. HSTL interface level.
19, 20	nQ2, Q2	Output		Differential output pair. HSTL interface level.
21, 23	nQ1, Q1	Output		Differential output pair. HSTL interface level.
24, 25	nQ0, Q0	Output		Differential output pair. HSTL interface level.
26	GND	Power		Power supply ground.
27	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects PECL_CLK, nPECL_CLK inputs. When LOW, selects HSTL_CLK, nHSTL_CLK. LVTTTL / LVCMOS interface levels.
28	HSTL_CLK	Input	Pulldown	Non-inverting differential clock input.

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

TABLE 3. CONTROL INPUT FUNCTION TABLE

Inputs	
CLK_SEL	Selected Sourced
0	HSTL_CLK, nHSTL_CLK
1	PECL_CLK, nPECL_CLK

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC}	4.6V
Inputs, V_I	-0.5V to $V_{DD} + 0.5V$
Outputs, I_O	
Continuous Current	50mA
Surge Current	100mA
Package Thermal Impedance, θ_{JA}	37.8°C/W (0 lfp)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 0.3V$, $V_{DDO} = 1.6V$ TO $3.6V$, $T_A = -40^\circ C$ TO $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.0	3.3	3.6	V
V_{DDO}	Output Supply Voltage		1.6	3.3	3.6	V
I_{DD}	Power Supply Current				95	mA

TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 0.3V$, $V_{DDO} = 1.6V$ TO $3.6V$, $T_A = -40^\circ C$ TO $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	CLK_SEL		2		$V_{DD} + 0.3$	V
V_{IL}	CLK_SEL		-0.3		0.8	V
I_{IH}	Input High Current	CLK_SEL $V_{IN} = V_{DD} = 3.6V$			150	μA
I_{IL}	Input Low Current	CLK_SEL $V_{IN} = 0V, V_{DD} = 3.6V$	-5			μA

TABLE 4C. LVPECL DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 0.3V$, $V_{DDO} = 1.6V$ TO $3.6V$, $T_A = -40^\circ C$ TO $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
I_{IH}	Input High Current	PECL_CLK	$V_{DD} = V_{IN} = 3.6V$		150	μA
		nPECL_CLK	$V_{DD} = V_{IN} = 3.6V$		150	μA
I_{IL}	Input Low Current	PECL_CLK	$V_{DD} = 3.6V, V_{IN} = 0V$	-5		μA
		nPECL_CLK	$V_{DD} = 3.6V, V_{IN} = 0V$	-150		μA
V_{PP}	Peak-to-Peak Input Voltage		0.3		1	V
V_{CMR}	Common Mode Input Voltage; NOTE 1, 2		1.5		V_{DD}	V

NOTE 1: Common mode voltage is defined as V_{IH} .

NOTE 2: For single ended applications, the maximum input voltage for PECL_CLK and nPECL_CLK is $V_{DD} + 0.3V$.

TABLE 4D. HSTL DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 0.3V$, $V_{DDO} = 1.6V$ TO $3.6V$, $T_A = -40^\circ C$ TO $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
I_{IH}	Input High Current	HSTL_CLK	$V_{IN} = V_{DD} = 3.6V$		150	μA
		nHSTL_CLK	$V_{IN} = V_{DD} = 3.6V$		150	μA
I_{IL}	Input Low Current	HSTL_CLK	$V_{IN} = 0V, V_{DD} = 3.6V$	-5		μA
		nHSTL_CLK	$V_{IN} = 0V, V_{DD} = 3.6V$	-150		μA
V_{PP}	Peak-to-Peak Input Voltage		0.15		1.3	V
V_{CMR}	Common Mode Input Voltage; NOTE 1, 2		0.5		$V_{DD} - 0.85$	V
V_{OH}	Output High Voltage; NOTE 3		1.0		1.4	V
V_{OL}	Output Low Voltage; NOTE 3		0		0.4	V
V_{OX}	Output Crossover Voltage; NOTE 4		40		60	%
V_{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.1	V

NOTE 1: For single ended applications, the maximum input voltage for HSTL_CLK and nHSTL_CLK is $V_{DD} + 0.3V$.

NOTE 2: Common mode voltage is defined as V_{IH} .

NOTE 3: Outputs terminated with 50Ω to ground.

NOTE 4: Defined with respect to output voltage swing at a given condition.

TABLE 5. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 0.3V$, $V_{DDO} = 1.6V$ TO $3.6V$, $T_A = -40^\circ C$ TO $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency				500	MHz
t_{PD}	Propagation Delay; NOTE 1		1.3	1.5	1.7	ns
$tsk(o)$	Output Skew; NOTE 2, 4				100	ps
$tsk(pp)$	Part-to-Part Skew; NOTE 3, 4				300	ps
t_R / t_F	Output Rise/Fall Time	20% to 80%	200		600	ps
odc	Output Duty Cycle		47		53	%

All parameters measured at f_{MAX} unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

Measured from $V_{DD}/2$ to the output differential crossing point for single ended input levels.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


PARAMETER MEASUREMENT INFORMATION




3.3V CORE/1.6V TO 3.6V OUTPUT LOAD AC TEST CIRCUIT




DIFFERENTIAL INPUT LEVEL




OUTPUT SKEW




PART-TO-PART SKEW



PROPAGATION DELAY



OUTPUT RISE/FALL TIME



$$odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$$

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_{REF} = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_{REF} in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{DD} = 3.3V$, V_{REF} should be 1.25V and $R2/R1 = 0.609$.




FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

DIFFERENTIAL CLOCK INPUT INTERFACE

The HSTL_CLK/nHSTL_CLK accepts LVDS, LVPECL, HSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 2A to 2E show interface examples for the HSTL_CLK/nHSTL_CLK input driven by the most common driver types. The input interfaces

suggested here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 2A*, the input termination applies for HSTL drivers. If you are using an HSTL driver from another vendor, use their termination recommendation.




FIGURE 2A. HSTL_CLK/nHSTL_CLK INPUT DRIVEN BY HSTL DRIVER




FIGURE 2B. HSTL_CLK/nHSTL_CLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2C. HSTL_CLK/nHSTL_CLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2D. HSTL_CLK/nHSTL_CLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 2E. HSTL_CLK/nHSTL_CLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE

LVPECL CLOCK INPUT INTERFACE

The PECL_CLK/nPECL_CLK accepts LVPECL, CML, SSTL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 3A to 3E show interface examples for the PECL_CLK/nPECL_CLK input driven by the most common driver types. The input interfaces suggested here

are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 3A. PECL_CLK/nPECL_CLK INPUT DRIVEN BY A CML DRIVER




FIGURE 3B. PECL_CLK/nPECL_CLK INPUT DRIVEN BY AN SSTL DRIVER




FIGURE 3C. PECL_CLK/nPECL_CLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3D. PECL_CLK/nPECL_CLK INPUT DRIVEN BY A 3.3V LVDS DRIVER




FIGURE 3E. PECL_CLK/nPECL_CLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER WITH AC COUPLE

SCHEMATIC EXAMPLE

Figure 4 shows a schematic example of 852911I. In this example, the input is driven by an HSTL driver. The decoupling capacitors should be physically located near the power pin.




FIGURE 4. 852911I HSTL BUFFER SCHEMATIC EXAMPLE

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 8529111. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 8529111 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 0.3V = 3.6V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{DD_MAX} * I_{DD_MAX} = 3.6V * 95mA = 342mW$
- Power (outputs)_{MAX} = **87.2mW/Loaded Output pair**
If all outputs are loaded, the total power is $9 * 87.2mW = 784.8mW$

Total Power_{MAX} (3.6V, with all outputs switching) = $342mW + 784.8mW = 1126.8mW$

2. Junction Temperature.

Junction temperature, T_j, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_total + T_A$

T_j = Junction Temperature

θ_{JA} = junction-to-ambient thermal resistance

Pd_{total} = Total device power dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 31.1°C/W per Table 6 below.

Therefore, T_j for an ambient temperature of 85°C with all outputs switching is:

$85^\circ C + 1.127W * 31.1^\circ C/W = 120^\circ C$. This is below the limit of 125°C.

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).


Table 6. Thermal Resistance θ_{JA} for 28-pin PLCC, Forced Convection

θ_{JA} by Velocity (Linear Feet per Minute)			
	0	200	500
Multi-Layer PCB, JEDEC Standard Test Boards	37.8°C/W	31.1°C/W	28.3°C/W
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.			

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

HSTL output driver circuit and termination are shown in *Figure 5*.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load.

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = (V_{OH_MAX} / R_L) * (V_{DDO_MAX} - V_{OH_MAX})$$

$$Pd_L = (V_{OL_MAX} / R_L) * (V_{DDO_MAX} - V_{OL_MAX})$$

$$Pd_H = (1.4V / 50\Omega) * (3.6V - 1.4V) = \mathbf{61.6mW}$$

$$Pd_L = (0.4V / 50\Omega) * (3.6V - 0.4V) = \mathbf{25.6mW}$$

$$\text{Total Power Dissipation per output pair} = Pd_H + Pd_L = \mathbf{87.2mW}$$

RELIABILITY INFORMATION

TABLE 6. θ_{JA} VS. AIR FLOW TABLE FOR 28 LEAD PLCC

θ_{JA} by Velocity (Linear Feet per Minute)			
	0	200	500
Multi-Layer PCB, JEDEC Standard Test Boards	37.8°C/W	31.1°C/W	28.3°C/W
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.			

TRANSISTOR COUNT

The transistor count for 8529111 is: 726

PACKAGE OUTLINE - V SUFFIX FOR 28 LEAD PLCC




TABLE 7. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS		
SYMBOL	MINIMUM	MAXIMUM
N	28	
A	4.19	4.57
A1	2.29	3.05
A2	1.57	2.11
b	0.33	0.53
c	0.19	0.32
D	12.32	12.57
D1	11.43	11.58
D2	4.85	5.56
E	12.32	12.57
E1	11.43	11.58
E2	4.85	5.56

Reference Document: JEDEC Publication 95, MS-018

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
852911AVILF	ICS852911AVI	28-Lead PLCC	Tube	-40°C to 85°C
852911AVILFT	ICS852911AVI	28-Lead PLCC	Tape & Reel	-40°C to 85°C

REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
A		1	Block Diagram - corrected drawing.	5/23/05
A	T8	14 16	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	8/5/10
A	T8	16	Replaced leaded part numbers with Lead-free part numbers. Deleted quantity from Tape & Reel	1/21/14
A			Removed ICS from the part number where needed. Updated header and footer.	1/21/16

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.