

General Description


The IDT8T33FS314I is a low skew 1-to-4 Differential Fanout Buffer, designed with clock distribution in mind, accepting two clock sources into an input MUX. The MUX is controlled by a CLK_SEL pin. This makes the IDT8T33FS314I very versatile, in that, it can operate as both a differential clock buffer as well as a signal-level translator and fanout buffer.

The device is designed on a SiGe process and can operate at frequencies in excess of 2.7GHz. This ensures negligible jitter introduction to the timing budget which makes it an ideal choice for distributing high frequency, high precision clocks across back planes and boards in communication systems. Internal temperature compensation guarantees consistent performance across various platforms.

Features

- Four differential ECL/LVPECL level outputs
- One differential ECL/LVPECL or single-ended input (CLKA)
One differential HSTL or single-ended input (CLKB)
- Maximum output frequency: 2.7GHz
- Additive phase jitter, RMS: 0.114ps (typical) @ 156.25MHz
- Output skew: 50ps (maximum)
- LVPECL and HSTL mode operating voltage supply range:
 $V_{CC} = 2.5V \pm 5\%$ or $3.3V \pm 5\%$, $V_{EE} = 0V$
- ECL mode operating voltage supply range:
 $V_{EE} = -3.3V \pm 5\%$ or $-2.5V \pm 5\%$, $V_{CC} = 0V$
- $-40^{\circ}C$ to $85^{\circ}C$ ambient operating temperature
- Lead-free (RoHS 6) packaging

Block Diagram



Pin Assignment

V _{CC}	1	20	V _{CC}
nc	2	19	Q0
V _{CC}	3	18	nQ0
CLK_SEL	4	17	Q1
CLKA	5	16	nQ1
nCLKA	6	15	Q2
CLKB	7	14	nQ2
nCLKB	8	13	Q3
V _{EE}	9	12	nQ3
V _{CC}	10	11	V _{CC}

IDT8T33FS314I

20-Lead 209-MIL SSOP

5.3mm x 7.2mm x 1.75mm body package

PY Package

Top View

20-Lead TSSOP

4.4mm x 6.5mm x 0.925mm body package

PG Package

Top View

Pin Descriptions and Characteristics

Table 1. Pin Descriptions

Number	Name	Type		Description
1, 3, 10 11, 20	V _{CC}	Power		Positive supply pins.
2	nc	Unused		No connect.
4	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLKB, nCLKB inputs. When LOW, selects CLKA, nCLKA inputs.
5	CLKA	Input	Pulldown	Default non-inverting differential clock input. LVPECL/ECL interface levels.
6	nCLKA	Input	Pullup/ Pulldown	Default inverting differential clock input. LVPECL/ECL interface levels.
7	CLKB	Input	Pulldown	Alternative non-inverting differential clock input. HSTL interface levels.
8	nCLKB	Input	Pullup/ Pulldown	Alternative inverting differential clock input. HSTL interface levels.
9	V _{EE}	Power		Negative supply pin.
12, 13	nQ3,Q3	Output		Differential output pair. LVPECL/ECL interface levels.
14, 15	nQ2,Q2	Output		Differential output pair. LVPECL/ECL interface levels.
16, 17	nQ1,Q1	Output		Differential output pair. LVPECL/ECL interface levels.
18, 19	nQ0,Q0	Output		Differential output pair. LVPECL/ECL interface levels.

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance	CLK_SEL		2		pF
R _{PULLUP}	Input Pullup Resistor			75		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			75		kΩ

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V_{CC}	3.9V (LVPECL mode, $V_{EE} = 0V$)
Negative Supply Voltage, V_{EE}	-3.9V (ECL mode, $V_{CC} = 0V$)
Inputs, V_I (LVPECL mode)	-0.3V to $V_{CC} + 0.3V$
Inputs, V_I (ECL mode)	0.3V to $V_{EE} - 0.3V$
Outputs, I_O Continuous Current	50mA
Package Thermal Impedance, θ_{JA} 20-Lead SSOP 20-Lead TSSOP	100.4°C/W (0 mps) 115.0°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 3A. LVPECL DC Characteristics, $V_{CC} = 2.5V \pm 5\%$ or $3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^\circ C$ to $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Control Input CLK_SEL						
V_{IL}	Input Low Voltage		$V_{CC} - 1.810$		$V_{CC} - 1.475$	V
V_{IH}	Input High Voltage		$V_{CC} - 1.165$		$V_{CC} - 0.880$	V
I_{IN}	Input Current	$V_{IN} = V_{IL}$ or $V_{IN} = V_{IH}$			100	μA
Clock Input Pair CLKA, nCLKA (LVPECL Differential Signals)						
V_{PP}	Peak-to-Peak Input Voltage; NOTE 1		0.1		1.3	V
V_{CMR}	Common Mode Input Voltage; NOTE 2		1.0		$V_{CC} - 0.3$	V
I_{IN}	Input Current	$V_{IN} = V_{IL}$ or $V_{IN} = V_{IH}$			100	μA
Clock Input Pair CLKB, nCLKB (HSTL Differential Signals)						
V_{DIF}	Differential Input Voltage; NOTE 3	$V_{CC} = 3.3V$	0.4			V
		$V_{CC} = 2.5V$	0.4			V
V_X	Differential Crosspoint Voltage; NOTE 4		0	0.68 - 0.9	$V_{CC} - 1.0$	V
I_{IN}	Input Current	$V_{IN} = V_X \pm 0.2V$			200	μA
LVPECL Clock Outputs (Q[0:3], nQ[0:3])						
V_{OH}	Output High Voltage		$V_{CC} - 1.2$	$V_{CC} - 0.808$	$V_{CC} - 0.7$	V
V_{OL}	Output Low Voltage	$V_{CC} = 3.3V \pm 5\%$	$V_{CC} - 1.9$	$V_{CC} - 1.689$	$V_{CC} - 1.5$	V
		$V_{CC} = 2.5V \pm 5\%$	$V_{CC} - 1.9$	$V_{CC} - 1.662$	$V_{CC} - 1.3$	V
Supply Current						
I_{EE}	Maximum Quiescent Supply Current without Output Termination Current			49	60	mA

NOTE 1: V_{PP} is the minimum differential input voltage swing required to maintain device functionality.

NOTE 2: V_{CMR} is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} specification.

NOTE 3: V_{DIF} is the minimum differential HSTL input voltage swing required for device functionality.

NOTE 4: V_X is the crosspoint of the differential HSTL input signal. Functional operation is obtained when the crosspoint is within the V_X range and the input swing lies within the V_{PP} specification.

Table 3B. ECL DC Characteristics, $V_{CC} = 0V$, $V_{EE} = -3.3V \pm 5\%$ or $-2.5V \pm 5\%$, $T_A = -40^\circ C$ to $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Control Input CLK_SEL						
V_{IL}	Input Low Voltage		-1.810		-1.475	V
V_{IH}	Input High Voltage		-1.165		-0.880	V
I_{IN}	Input Current	$V_{IN} = V_{IL}$ or $V_{IN} = V_{IH}$			100	μA
Clock Input Pair CLK_A, nCLK_A (LVPECL Differential Signals)						
V_{PP}	Peak-to-Peak Input Voltage; NOTE 1		0.1		1.3	V
V_{CMR}	Common Mode Input Voltage; NOTE 2		$V_{EE} + 1.0$		-0.3	V
I_{IN}	Input Current	$V_{IN} = V_{IL}$ or $V_{IN} = V_{IH}$			100	μA
LVPECL Clock Outputs (Q[0:3], nQ[0:3])						
V_{OH}	Output High Voltage		-1.2	-0.808	-0.7	V
V_{OL}	Output Low Voltage	$V_{EE} = -3.3V \pm 5\%$	-1.9	-1.689	-1.5	V
		$V_{EE} = -2.5V \pm 5\%$	-1.9	-1.662	-1.3	V
Supply Current						
I_{EE}	Maximum Quiescent Supply Current without Output Termination Current			49	60	mA

NOTE 1: V_{PP} is the minimum differential input voltage swing required to maintain device functionality.

NOTE 2: V_{CMR} is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} specification.

AC Electrical Characteristics

Table 4. AC Characteristics, (LVPECL/HSTL), $V_{CC} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{EE} = 0V$, or (ECL) $V_{EE} = -3.3V \pm 5\%$ or $-2.5V \pm 5\%$, $V_{CC} = 0V$, $T_A = -40^\circ C$ to $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{PP}	Differential Input Voltage; NOTE 1		0.15		1.3	V
V_{CMR}	Differential Input Crosspoint Voltage; NOTE 2		$V_{EE} + 1.0$		$V_{CC} - 0.3$	V
f_{CLK}	Input Frequency; NOTE 3				2.7	GHz
t_{PD}	Propagation Delay, CLKA or CLKB to Output Pair; NOTE 4		230		650	ps
V_{DIF}	HSTL Differential Input Voltage; NOTE 5		0.4		1.0	V
V_X	HSTL Input Differential Crosspoint Voltage; NOTE 6		$V_{EE} + 0.01$		$V_{CC} - 1.0$	V
$V_{O(pp)}$	Differential Output Voltage (peak-to-peak)	$f_{OUT} < 300MHz$	0.45	0.88	0.95	V
		$f_{OUT} < 1.5GHz$	0.3	0.74	0.95	V
$tsk(o)$	Output Skew				50	ps
t_{jit}	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	156.25MHz, @ 3.3V, 1.875MHz – 20MHz		0.114		ps
		312.5MHz @ 3.3V, 1.875MHz – 20MHz		0.052		ps
$tsk(p)$	Output Pulse Skew; NOTE 7	660MHz			75	ps
t_R / t_F	Output Rise/Fall Time	20% to 80%	0.05		0.3	ns

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: V_{PP} is the minimum differential ECL/LVPECL input voltage swing required to maintain AC characteristics including t_{PD} and device-to-device skew.

NOTE 2: V_{CMR} is the crosspoint of the differential ECL/LVPECL input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} specification. Violation of V_{CMR} or V_{PP} impacts the device propagation delay, device and part-to-part skew.

NOTE 3: The IDT8T33FS314 is fully operational up to 2.7GHz and is characterized up to 1.5GHz.

NOTE 4: Propagation delay specified for output rise and fall times less than 5ns.

NOTE 5: V_{DIF} is the minimum differential HSTL input voltage swing required to maintain AC characteristics including t_{PD} and device-to-device skew.


NOTE 6: V_X is the crosspoint of the differential HSTL input signal. Normal AC operation is obtained when the crosspoint is within the V_X range and the input swing lies within the V_{DIF} specification. Violation of V_X or V_{DIF} impacts the device propagation delay, device and part-to-part skew.

NOTE 7: Output pulse skew is the absolute value of the difference of the propagation delay times: $|t_{PLH} - t_{PHL}|$.

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the **dBc Phase Noise**. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio


of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



As with most timing specifications, phase noise measurements have issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is


shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.

A Rohde & Schartz SMA100 was used as input source.




A Rohde & Schartz SMA100 was used as input source.


Parameter Measurement Information




3.3V, 2.5V LVPECL Output Load Test Circuit




Differential Input Level




Output Skew



Propagation Delay



Output Pulse Skew



Output Rise/Fall Time

Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

CLK/nCLK Inputs

For applications not requiring the use of a differential input, both the CLK and nCLK pins can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from CLK to ground.

Outputs:

LVPECL Outputs

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_1 = V_{CC}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V_1 in the center of the input voltage swing. For example, if the input clock swing is 2.5V and $V_{CC} = 3.3V$, R1 and R2 value should be adjusted to set V_1 at 1.25V. Similarly, if the input clock swing is 1.8V and $V_{CC} = 3.3V$, R1 and R2 value should be adjusted to set V_1 at 0.9V. It is recommended to always use R1 and R2 to provide a known V_1 voltage. The values below are for when both the single ended swing and V_{CC} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (R_o) and the series resistance (R_s) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways.

First, R3 and R4 in parallel should equal the transmission line impedance. For most 50Ω applications, R3 and R4 can be 100Ω. The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V_{IL} cannot be less than -0.3V and V_{IH} cannot be more than $V_{CC} + 0.3V$. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

3.3V Differential Clock Input Interface

CLKx/nCLKx accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both $V_{O(PP)}$ and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figure 2A to Figure 2E show interface examples for the CLKx/nCLKx input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 2A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 2A. CLKx/nCLKx Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 2B. CLKx/nCLKx Input Driven by a 3.3V LVPECL Driver




Figure 2C. CLKx/nCLKx Input Driven by a 3.3V LVPECL Driver




Figure 2D. CLKx/nCLKx Input Driven by a 3.3V LVDS Driver




Figure 2E. CLKx/nCLKx Input Driven by a 3.3V HCSL Driver

2.5V Differential Clock Input Interface

CLKx/nCLKx accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both $V_{O(PP)}$ and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figure 3A to Figure 3E* show interface examples for the CLKx/nCLKx input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in *Figure 3A*, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 3A. CLKx/nCLKx Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 3B. CLKx/nCLKx Input Driven by a 2.5V LVPECL Driver




Figure 3C. CLKx/nCLKx Input Driven by a 2.5V LVPECL Driver




Figure 3D. CLKx/nCLKx Input Driven by a 2.5V LVDS Driver




Figure 3E. CLKx/nCLKx Input Driven by a 2.5V HCSL Driver

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are a low impedance follower output that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion.

Figures 4A and 4B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 4A. 3.3V LVPECL Output Termination




Figure 4B. 3.3V LVPECL Output Termination

Termination for 2.5V LVPECL Outputs

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to $V_{CC} - 2V$. For $V_{CC} = 2.5V$, the $V_{CC} - 2V$ is very close to ground

level. The R3 in Figure 5B can be eliminated and the termination is shown in Figure 5C.




Figure 5A. 2.5V LVPECL Driver Termination Example




Figure 5B. 2.5V LVPECL Driver Termination Example




Figure 5C. 2.5V LVPECL Driver Termination Example

Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8T33FS314I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the IDT8T33FS314I is the sum of the core power plus the power dissipated due to the load. The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{CC_MAX} * I_{EE_MAX} = 3.465V * 60mA = 207.9mW$
 - Power (outputs)_{MAX} = **33.2mW/Loaded Output pair**
If all outputs are loaded, the total power is $4 * 33.2mW = 132.8mW$
- Total Power**_{MAX} (3.465V, with all outputs switching) = $207.9mW + 132.8mW = 340.7mW$

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, T_j , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_total + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 115°C/W per Table 5A below.

Therefore, T_j for an ambient temperature of 85°C with all outputs switching is:

$$85^\circ C + 0.341W * 115^\circ C/W = 124.2^\circ C. \text{ This is within the limit of } 125^\circ C.$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 5A. Thermal Resistance θ_{JA} for 20-Lead TSSOP, Forced Convection

θ_{JA} by Velocity			
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	115.0°C/W	109.1°C/W	103.9°C/W

Table 5B. Thermal Resistance θ_{JA} for 20-Lead SSOP, Forced Convection

θ_{JA} by Velocity			
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	100.4°C/W	92.7°C/W	87.3°C/W

3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pairs.

LVPECL output driver circuit and termination are shown in *Figure 6*.




Figure 6. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of $V_{CC} - 2V$.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.7V$
 $(V_{CC_MAX} - V_{OH_MAX}) = 0.7V$
- For logic low, $V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.5V$
 $(V_{CC_MAX} - V_{OL_MAX}) = 1.5V$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_L] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_L] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.7V)/50\Omega] * 0.7V = \mathbf{18.2mW}$$

$$Pd_L = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_L] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_L] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.5V)/50\Omega] * 1.5V = \mathbf{15mW}$$

Total Power Dissipation per output pair = $Pd_H + Pd_L = \mathbf{33.2mW}$

Reliability Information

Table 6A. θ_{JA} vs. Air Flow Table for a 20-Lead TSSOP

θ_{JA} by Velocity			
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	115.0°C/W	109.1°C/W	103.9°C/W


Table 6B. θ_{JA} vs. Air Flow Table for a 20-Lead SSOP

θ_{JA} by Velocity			
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	100.4°C/W	92.7°C/W	87.3°C/W

Transistor Count

The transistor count for IDT8T33FS314I is: 882

20-Lead SSOP Package Outline and Package Dimensions



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
02	REDRAW TO JEDEC FORMAT	03/15/95	T. VU
03	ADD 14 & 16 LD	08/25/98	T. VU
04	ADDED TOPMARK TO TITLE	5/23/01	T. VU
05	ADD "GREEN" PYG NOMENCLATURE	10/12/04	TU VU
06	ADDED PACKAGE CODE	12/12/12	RC

TOLERANCES UNLESS SPECIFIED		6024 SILVERCREEK VALLEY RD	
DECIMAL	ANGULAR	SAN JOSE CA 95138	
XXXX	±	PHONE: (408) 294-8200	
XXXXX		FAX: (408) 294-8591	
APPROVALS		www.IDT.com	
DRAWN	DATE	TITLE: PY/PYG PACKAGE OUTLINE	
CHECKED		(PY OR PY TOPMARK CODE)	
		5.3 mm BODY WIDTH SSOP .65 mm PITCH	
		SIZE	REV
		C	06
		DRAWING No.	PSC-4032
		DO NOT SCALE DRAWING	SHEET 1 OF 3


20-Lead SSOP Package Outline and Package Dimensions, continued

S M B D L	PY/PYG14			N D T E	PY/PYG16			N D T E	PY/PYG20			N D T E	PY/PYG24			N D T E	PY/PYG28			N D T E
	JEDEC VARIATION				JEDEC VARIATION				JEDEC VARIATION				JEDEC VARIATION				JEDEC VARIATION			
A	AB	NOM	MAX	A	AC	NOM	MAX	A	AE	NOM	MAX	A	AG	NOM	MAX	A	AH	NOM	MAX	
1.73	1.86	1.99		1.73	1.86	1.99		1.73	1.86	1.99		1.73	1.86	1.99		1.73	1.86	1.99		
.05	.13	.21		.05	.13	.21		.05	.13	.21		.05	.13	.21		.05	.13	.21		
1.68	1.73	1.78		1.68	1.73	1.78		1.68	1.73	1.78		1.68	1.73	1.78		1.68	1.73	1.78		
5.90	6.20	6.50	4.5	5.90	6.20	6.50	4.5	5.90	6.20	6.50	4.5	5.90	6.20	6.50	4.5	5.90	6.20	6.50	4.5	
7.65	7.80	7.90	3	7.65	7.80	7.90	3	7.65	7.80	7.90	3	7.65	7.80	7.90	3	7.65	7.80	7.90	3	
5.20	5.30	5.38	4.6	5.20	5.30	5.38	4.6	5.20	5.30	5.38	4.6	5.20	5.30	5.38	4.6	5.20	5.30	5.38	4.6	
14				16				20				24				28				

NOTES:


- ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994
- DATUMS **-A-** AND **-B-** TO BE DETERMINED AT DATUM PLANE **-H-**
- DIMENSION E TO BE DETERMINED AT SEATING PLANE **-C-**
- DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE **-H-**
- DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .20 mm PER SIDE
- DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .20 mm PER SIDE
- DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .13 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADII OR THE FOOT
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- ALL DIMENSIONS ARE IN MILLIMETERS
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-150. VARIATION AB, AC, AE, AG & AH

REV	DESCRIPTION	DATE	APPROVED
02	REDRAW TO JEDEC FORMAT	03/15/95	T. VU
03	ADD 14 & 16 LD	08/25/98	T. VU
04	ADDED TOPMARK TO TITLE	5/23/01	T. VU
05	ADD "GREEN" PYG NOMENCLATURE	10/12/04	TU VU
06	ADDED PACKAGE CODE	12/12/12	RC

TOLERANCES UNLESS SPECIFIED DECIMAL ANGULAR XXXX ± XXXX	 6024 SILVERCREEK VALLEY RD SAN JOSE CA 95138 PHONE: (408) 284-8200 FAX: (408) 284-8991
WWW.IDT.COM	
APPROVALS	DATE
DRAWN	
CHECKED	
TITLE PY/PYG PACKAGE OUTLINE (PY OR PY TOPMARK CODE) 5.3 mm BODY WIDTH SSOP .65 mm PITCH	
SIZE C	DRAWING No. PSC-4032
DO NOT SCALE DRAWING	SHEET 2 OF 3

20-Lead SSOP Package Outline and Package Dimensions, continued

LAND PATTERN DIMENSIONS




	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
P	8.60	8.80	8.60	8.80	8.60	8.80	8.60	8.80	8.60	8.80	8.60	8.80
P1	5.10	5.30	5.10	5.30	5.10	5.30	5.10	5.30	5.10	5.30	5.10	5.30
P2	3.90 BSC		4.55 BSC		5.85 BSC		7.15 BSC		8.45 BSC			
X	.30	.40	.30	.40	.30	.40	.30	.40	.30	.40	.30	.40
e	.65 BSC		.65 BSC		.65 BSC		.65 BSC		.65 BSC		.65 BSC	
N	14		16		20		24		28			

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
00	INITIAL RELEASE	04/15/91	T. VU
01	ADD 28 LD	07/27/93	T. VU
02	REDRAW TO JEDEC FORMAT	03/15/95	T. VU
03	ADD 14 & 16 LD	08/25/98	T. VU
04	ADDED TOPMARK TO TITLE	5/23/01	T. VU
05	ADD "GREEN" P/VG NOMENCLATURE	10/12/04	TU VU
06	ADDED PACKAGE CODE	12/12/12	RC

TOLERANCES UNLESS SPECIFIED		6024 SILVERCREEK VALLEY RD	
DECIMAL	ANGULAR	SAN JOSE CA 95138	
±		PHONE: (408) 284-6200	
XXXX		FAX: (408) 284-8991	
APPROVALS		www.IDT.com	
DATE		TITLE: PY/PVG PACKAGE OUTLINE	
DATE		(PY OR PV TOPMARK CODE)	
DATE		5.3 mm BODY WIDTH SSOP .65 mm PITCH	
DATE		SIZE: DRAWING No. PSC-4032	
DATE		DO NOT SCALE DRAWING	
DATE		SHEET 3 OF 3	

20-Lead TSSOP Package Outline and Package Dimensions



REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
61414	02	ADD 14 & 16 LD	08/25/98	T. VU
62250	03	ADD 8 LD	07/10/99	T. VU
	04	ADDED TOPMARK TO TITLE	5/23/01	
	05	ADD "GREEN" Pkg NOMENCLATURE	10/14/04	TU VU

TOLERANCES UNLESS SPECIFIED			2975 Stender Way Santa Clara, CA 95054 PHONE: (408) 727-6116 FAX: (408) 492-8674
DECIMAL	ANGULAR		
XXXX	±	WWW.IDT.COM	
APPROVALS	DATE	TITLE	
DRAWN 372	01/15/96	PG/PKG PACKAGE OUTLINE	
CHECKED		(PG OR PA TOPMARK CODE)	
		4.4 mm BODY WIDTH TSSOP .65 mm PITCH	
		SIZE DRAWING No. PSC-4056	REV 05
		DO NOT SCALE DRAWING	SHEET 1 OF 3

20-Lead TSSOP Package Outline and Package Dimensions, continued


Symbol	JEDEC VARIATION AA			JEDEC VARIATION AB-1			JEDEC VARIATION AB			JEDEC VARIATION AC			JEDEC VARIATION AD			JEDEC VARIATION AE		
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX
A	-	-	1.20	-	-	1.20	-	-	1.20	-	-	1.20	-	-	1.20	-	-	1.20
A1	.05	-	.15	.05	-	.15	.05	-	.15	.05	-	.15	.05	-	.15	.05	-	.15
A2	.80	1.00	1.05	.80	1.00	1.05	.80	1.00	1.05	.80	1.00	1.05	.80	1.00	1.05	.80	1.00	1.05
D	2.90	3.00	3.10	4.90	5.00	5.10	4.90	5.00	5.10	6.40	6.50	6.60	7.70	7.80	7.90	9.60	9.70	9.80
E	6.40 BSC		4.5	6.40 BSC		4.5	6.40 BSC		4.5	6.40 BSC		4.5	6.40 BSC		3	6.40 BSC		4.5
E1	4.30	4.40	4.50	4.30	4.40	4.50	4.30	4.40	4.50	4.30	4.40	4.50	4.30	4.40	4.50	4.30	4.40	4.50
e	.65 BSC		4.6	.65 BSC		4.6	.65 BSC		4.6	.65 BSC		4.6	.65 BSC		4.6	.65 BSC		4.6
b	.19	-	.30	.19	-	.30	.19	-	.30	.19	-	.30	.19	-	.30	.19	-	.30
b1	.19	.22	.25	.19	.22	.25	.19	.22	.25	.19	.22	.25	.19	.22	.25	.19	.22	.25
000	-	-	.10	-	-	.10	-	-	.10	-	-	.10	-	-	.10	-	-	.10
bbb	-	-	.10	-	-	.10	-	-	.10	-	-	.10	-	-	.10	-	-	.10
N	8			14			16			20			24			28		

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994
- ▲ DATUMS [A-] AND [B-] TO BE DETERMINED AT DATUM PLANE [H-]
- ▲ DIMENSION E TO BE DETERMINED AT SEATING PLANE [C-]
- ▲ DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE [H-]
- ▲ DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- ▲ MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER SIDE
- ▲ DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .25 mm PER SIDE
- ▲ DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- ▲ LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADII OR THE FOOT
- ▲ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-153, VARIATION AA, AB-1, AB, AC, AD & AE

REVISIONS			DATE	APPROVED
DCN	REV	DESCRIPTION		
61414	02	ADD 14 & 16 LD	08/25/98	T. VU
62250	03	ADD 8 LD	07/10/99	T. VU
	04	ADDED TOPMARK TO TITLE	5/23/01	
	05	ADD "GREEN" PGC NOMENCLATURE	10/14/04	TU VU


TOLERANCES UNLESS SPECIFIED		DATE		TITLE	
DECIMAL	ANGULAR	01/15/96		PG/PCG PACKAGE OUTLINE	
XXX	XXX			(PG OR PA TOPMARK CODE)	
XXXX	XXXX			4.4 mm BODY WIDTH TSSOP .65 mm PITCH	
APPROVALS	DATE			SIZE	DRAWING NO.
DRWN JYJ	01/15/96			C	PSC-4056
CHECKED				REV	05
DO NOT SCALE DRAWING			SHEET 2 OF 3		



2975 Sieder Way
Santa Clara, CA 95054
PHONE: (408) 727-6116
FAX: (408) 492-8674

20-Lead TSSOP Package Outline and Package Dimensions, continued

LAND PATTERN DIMENSIONS



	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
P	7.20	7.40	7.20	7.40	7.20	7.40	7.20	7.40	7.20	7.40	7.20	7.40	7.20	7.40
P1	4.20	4.40	4.20	4.40	4.20	4.40	4.20	4.40	4.20	4.40	4.20	4.40	4.20	4.40
P2	1.95 BSC		3.90 BSC		4.55 BSC		5.85 BSC		7.15 BSC		8.45 BSC			
X	.30	.50	.30	.50	.30	.50	.30	.50	.30	.50	.30	.50	.30	.50
e	.65 BSC		.65 BSC		.65 BSC		.65 BSC		.65 BSC		.65 BSC		.65 BSC	
N	8		14		16		20		24		28			

REVISIONS			DATE	APPROVED
DCN	REV	DESCRIPTION		
61414	02	ADD 14 & 16 LD	08/29/98	T. VU
62250	03	ADD 8 LD	07/10/99	T. VU
	04	ADDED TOPMARK TO TITLE	5/23/01	
	05	ADD "GREEN" Pkg NOMENCLATURE	10/14/04	TU VU

TOLERANCES UNLESS SPECIFIED		<p>2975 Slender Way Santa Clara, CA 95054 PHONE: (408) 727-6116 FAX: (408) 492-8674</p>
DECIMAL	ANGULAR	
XXXX	±	
XXXXX		
APPROVALS	DATE	TITLE
Drawn <i>JYJ</i>	01/15/98	PG/PKG PACKAGE OUTLINE (PG OR PA TOPMARK CODE)
CHECKED		4.4 mm BODY WIDTH TSSOP .65 mm PITCH
SIZE	DRAWING No.	REV
C	PSC-4056	05
DO NOT SCALE DRAWING		SHEET 3 OF 3

Ordering Information

Table 7. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8T33FS314PGGI	IDT8T33FS314PGGI	"Lead-Free" 20-Lead TSSOP	Tube	-40°C to 85°C
8T33FS314PGGI8	IDT8T33FS314PGGI	"Lead-Free" 20-Lead TSSOP	Tape & Reel	-40°C to 85°C
8T33FS314PYGI	IDT8T33FS314PYGI	"Lead-Free" 20-Lead SSOP	Tube	-40°C to 85°C
8T33FS314PYGI8	IDT8T33FS314PYGI	"Lead-Free" 20-Lead SSOP	Tape & Reel	-40°C to 85°C

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.