

DDR Phase Lock Loop Clock Driver

Recommended Application:

DDR Clock Driver


- Low skew, low jitter PLL clock driver
 - External feedback pins for input to output synchronization
 - Spread Spectrum tolerant inputs
 - With bypass mode mux
 - Operating frequency 60 to 170 MHz
 - Operating Temperature -45°C to +85°C
-
- CYCLE - CYCLE jitter: <75ps
 - OUTPUT - OUTPUT skew: <60ps
 - Output Rise and Fall Time: 650ps - 950ps

Pin Configuration

GND	1	ICS93V855I	28	DDRC4
DDRC0	2		27	DDRT4
DDRT0	3		26	VDD2.5
VDD2.5	4		25	GND
CLK_INT	5		24	FB_OUTC
CLK_INC	6		23	FB_OUTT
AVDD2.5	7		22	VDD2.5
AGND	8		21	FB_INT
GND	9		20	FB_INC
DDRC1	10		19	GND
DDRT1	11		18	VDD2.5
VDD2.5	12		17	DDRT3
DDRT2	13		16	DDRC3
DDRC2	14		15	GND

28-Pin 4.4mm TSSOP

Block Diagram



Functionality

AVDD	INPUTS		OUTPUTS				PLL State
	CLK_INT	CLK_INC	DDRT	DDRC	FB_OUTT	FB_OUTC	
GND	L	H	L	H	L	H	Bypassed/Off
GND	H	L	H	L	H	L	Bypassed/Off
2.5V (nom)	L	H	L	H	L	H	On
2.5V (nom)	H	L	H	L	H	L	On
2.5V (nom)	<20 MHz	<20 MHz	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Off

ICS93V8551

Pin Descriptions

PIN #	PIN NAME	PIN TYPE	DESCRIPTION
1	GND	PWR	Ground pin.
2	DDRC0	OUT	"Complimentary" Clock of differential pair output.
3	DDRT0	OUT	"True" Clock of differential pair output.
4	VDD2.5	PWR	Power supply, nominal 2.5V
5	CLK_INT	IN	"True" reference clock input.
6	CLK_INC	IN	"Complimentary" reference clock input.
7	AVDD2.5	PWR	2.5V Analog Power pin for Core PLL
8	AGND	PWR	Analog Ground pin for Core PLL
9	GND	PWR	Ground pin.
10	DDRC1	OUT	"Complimentary" Clock of differential pair output.
11	DDRT1	OUT	"True" Clock of differential pair output.
12	VDD2.5	PWR	Power supply, nominal 2.5V
13	DDRT2	OUT	"True" Clock of differential pair output.
14	DDRC2	OUT	"Complimentary" Clock of differential pair output.
15	GND	PWR	Ground pin.
16	DDRC3	OUT	"Complimentary" Clock of differential pair output.
17	DDRT3	OUT	"True" Clock of differential pair output.
18	VDD2.5	PWR	Power supply, nominal 2.5V
19	GND	PWR	Ground pin.
20	FB_INC	IN	Complement single-ended feedback input, provides feedback signal to internal PLL for synchronization with CLK_INT to eliminate phase error.
21	FB_INT	IN	True single-ended feedback input, provides feedback signal to internal PLL for synchronization with CLK_INT to eliminate phase error.
22	VDD2.5	PWR	Power supply, nominal 2.5V
23	FB_OUTT	OUT	True single-ended feedback output, dedicated external feedback. It switches at the same frequency as other DDR outputs, This output must be connect to FB_INT.
24	FB_OUTC	OUT	Complement single-ended feedback output, dedicated external feedback. It switches at the same frequency as other DDR outputs, This output must be connect to FB_INC.
25	GND	PWR	Ground pin.
26	VDD2.5	PWR	Power supply, nominal 2.5V
27	DDRT4	OUT	"True" Clock of differential pair output.
28	DDRC4	OUT	"Complimentary" Clock of differential pair output.

Absolute Maximum Ratings

Supply Voltage: (VDD & AVDD) -0.5V to 3.6V
 (VDDI) -0.5V to 4.6V
 Logic Inputs: VI $V_{SS} - 0.5\text{ V}$ to $V_{DD} + 0.5\text{ V}$
 Logic Outputs: VO $V_{SS} - 0.5\text{ V}$ to $V_{DD} + 0.5\text{ V}$
 Input clamp current: I_{IK} (VI < 0 or VI > VDD) +/- 50mA
 Output clamp current: I_{OK} (VO < 0 or VO > VDD) +/- 50mA
 Continuous output current: IO (VO = 0 to VDD) +/- 50mA
 Storage Temperature -65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

TA = -45°C to +85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Current	I _{IH}	V _I = V _{DD} or GND	5			μA
Input Low Current	I _{IL}	V _I = V _{DD} or GND			5	μA
Operating Supply Current	I _{DD2.5}	C _L = 0pf, R _L = 120 ohms			250	mA
	I _{DDPD}	C _L = 0pf, R _L = 120 ohms			100	μA
Output High Current	I _{OH}	V _{DD} = 2.3V, V _{OUT} = 1V	-18			mA
Output Low Current	I _{OL}	V _{DD} = 2.3V, V _{OUT} = 1.2V	26			mA
High Impedance Output Current	I _{OZ}	V _{DD} =2.7V, V _{out} =V _{DD} or GND			±10	μA
Input Clamp Voltage	V _{IK}	I _{in} = -18mA			-1.2	V
High-level output voltage	V _{OH}	V _{DD} = min to max, I _{OH} = -1 mA	V _{DD} - 0.1			V
		V _{DD} = 2.3V, I _{OH} = -12 mA	1.7			V
Low-level output voltage	V _{OL}	V _{DD} = min to max I _{OL} =1 mA			0.1	
		V _{DD} = 2.3V I _{OH} =12 mA			0.6	V
Input Capacitance ¹	C _{IN}	V _I = V _{DD} or GND		3		pF
Output Capacitance ¹	C _{OUT}	V _I = V _{DD} or GND		3		pF

¹Guaranteed by design and characterization, not 100% tested in production.

DC Electrical Characteristics

$T_A = -45^{\circ}\text{C}$ to $+85^{\circ}\text{C}$; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V_{DDQ}, A_{VDD}		2.3	2.5	2.7	V
Low level input voltage	V_{IL}	CLK_INT, CLK_INC, FB_INC, FB_INT		0.4	$V_{DD}/2 - 0.18$	V
High level input voltage	V_{IH}	CLK_INT, CLK_INC, FB_INC, FB_INT	$V_{DD}/2 + 0.18$	2.1		V
DC input signal voltage (note 2)	V_{IN}		-0.3		$V_{DD} + 0.3$	V
Differential input signal voltage (note 3)	V_{ID}	DC - CLK_INT, CLK_INC, FB_INC, FB_INT	0.36		$V_{DD} + 0.6$	V
		AC - CLK_INT, CLK_INC, FB_INC, FB_INT	0.7		$V_{DD} + 0.6$	V
Output differential cross-voltage (note 4)	V_{OX}		$V_{DD}/2 - 0.15$		$V_{DD}/2 + 0.15$	V
Input differential cross-voltage (note 4)	V_{IX}		$V_{DD}/2 - 0.2$	$V_{DD}/2$	$V_{DD}/2 + 0.2$	V
Operating free-air temperature	T_A		-45		85	$^{\circ}\text{C}$

Notes:

- 1 Unused inputs must be held high or low to prevent them from floating.
- 2 DC input signal voltage specifies the allowable DC excursion of differential input.
- 3 Differential inputs signal voltages specifies the differential voltage [VT-VCP] required for switching, where VTR is the true input level and VCP is the complementary input level.
- 4 Differential cross-point voltage is expected to track variations of VDD and is the voltage at which the differential signal must be crossing.

Switching Characteristics

$T_A = -45^{\circ}\text{C}$ to $+85^{\circ}\text{C}$; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
Max clock frequency ³	freq_{op}		33		233	MHz
Application Frequency Range ³	freq_{App}		60		170	MHz
Input clock duty cycle	d_{in}		40		60	%
Output clock slew rate	$t_{\text{sl(o)}}$		1		2	v/ns
CLK stabilization	T_{STAB}				100	μs
Low-to-high level propagation delay time	t_{PLH}^1	CLK_IN to any output		5.5		ns
High-to-low level propagation delay time	t_{PHL}^1	CLK_IN to any output		5.5		ns
Output enable time	t_{en}	PD# to any output		5		ns
Output disable time	t_{dis}	PD# to any output		5		ns
Period jitter	$t_{\text{jit(per)}}$	Over the application frequency range	-75		75	ps
Half-period jitter	$t_{\text{jit(hper)}}$		-100		100	ps
Input clock slew rate	$t_{\text{sl(l)}}$		1		2	v/ns
Cycle to Cycle Jitter	$t_{\text{cyc}} - t_{\text{cyc}}$		-75		75	ps
Phase error ⁴	$t_{\text{(phase error)}}$		-50		50	ps
Output to Output Skew	t_{skew}			40	60	ps
Rise Time, Fall Time	t_r, t_f		Load = 120 ϕ /16pF	650	800	950

Notes:

1. Refers to transition on noninverting output in PLL bypass mode.
2. While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies. This is due to the formula: duty cycle= $t_{\text{WH}}/t_{\text{c}}$, were the cycle (t_{c}) decreases as the frequency goes up.
3. Switching characteristics are guaranteed for application frequency range. The PLL Locks over the Max Clock Frequency range, but the device do not necessarily meet other timing parameters.
4. Does not include jitter.

ICS93V855I

Parameter Measurement Information





Figure 1. IBIS Model Output Load



NOTE: $V_{(TT)} = \text{GND}$

Figure 2. Output Load Test Circuit




Figure 3. Cycle-to-Cycle Jitter

Parameter Measurement Information




Figure 4. Static Phase Offset




Figure 5. Output Skew




Figure 6. Period Jitter

Parameter Measurement Information




Figure 7. Half-Period Jitter





Figure 8. Input and Output Slew Rates



SYMBOL	In Millimeters		In Inches	
	COMMON DIMENSIONS	COMMON DIMENSIONS	COMMON DIMENSIONS	COMMON DIMENSIONS
	MIN	MAX	MIN	MAX
A	--	1.20	--	.047
A1	0.05	0.15	.002	.006
A2	0.80	1.05	.032	.041
b	0.19	0.30	.007	.012
c	0.09	0.20	.0035	.008
D	SEE VARIATIONS		SEE VARIATIONS	
E	6.40 BASIC		0.252 BASIC	
E1	4.30	4.50	.169	.177
e	0.65 BASIC		0.0256 BASIC	
L	0.45	0.75	.018	.030
N	SEE VARIATIONS		SEE VARIATIONS	
a	0°	8°	0°	8°
aaa	--	0.10	--	.004

VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
28	9.60	9.80	.378	.386

Reference Doc.: JEDEC Publication 95, MO-153
10-0035


4.40 mm. Body, 0.65 mm. pitch TSSOP
(173 mil) (0.0256 Inch)

Ordering Information

93V855yGILF-T

Example:

XXXX y G LF-T



Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.