

## Description

The 9INT31H400 is a 4-output very high-performance HCSL fanout buffer for high-performance interconnect applications. It can be used at speeds up to 350MHz and is compliant to the DB400H specification. There are four OE pins on the device, each controlling one output.


## Typical Applications

- DB400H

## Key Specifications

- Qx output-to-output skew within a pair: 19ps (typical)
- Qx output-to-output skew across all outputs: 26ps (typical)
- RMS additive phase jitter: 61fs typical (12kHz to 20MHz at 156.25MHz)

## Block Diagram



## Features

- Extremely low additive phase jitter; supports DB400H requirements
- 3.3V operation; standard industry power supply
- 4 OE pins (1 for each output); easy control of clocks to CPU sockets
- HCSL-compatible input; supports popular devices
- 1MHz to 350MHz operating frequency; covers all popular Ethernet frequencies
- Space saving 4 × 4 mm 24-VFQFPN; minimal board space

## Output Features

- 4 HCSL differential pairs

## Power Management

DIF_IN	OEx# Pin	Qx	nQx
Running	1	Low <sup>1</sup>	Low <sup>1</sup>
Running	0	Running	Running
Not Running	X	X	X


<sup>1</sup> The outputs are tri-stated, and the termination networks pulls them low.

## Power Connections

Pin Number		Description
V <sub>DD</sub>	GND	
5	25	Input receiver analog
5	13,18	Internal circuitry
1,6	7,12,19,24	DIF outputs

## Pin Assignments

Figure 1. Pin Assignments for 4 × 4 mm 24-VFQFPN Package – Top View



### 4 x 4 mm 24-VFQFPN, 0.5mm pitch

^ prefix indicates internal 120kOhm pull-up resistor  
 v prefix indicates internal 120kOhm pull down-resistor

## Pin Descriptions

Table 1. Pin Descriptions

Number	Name	Type	Description
1	VDDO3.3	Power	Power supply for outputs, nominal 3.3V.
2	vOE3#	Input	Active low input for enabling output 3. This pin has an internal 120kΩ pull-down resistor. 1 = disable outputs, 0 = enable outputs.
3	DIF_IN	Input	HCSL True input.
4	DIF_IN#	Input	HCSL Complementary input.
5	VDD3.3	Power	Power supply, nominal 3.3V.
6	VDDO3.3	Power	Power supply for outputs, nominal 3.3V.
7	GND0	GND	Ground pin for outputs.
8	nQ3	Output	Inverting output of differential pair 3.
9	Q3	Output	Non-inverting output of differential pair 3.
10	nQ2	Output	Inverting output of differential pair 2.
11	Q2	Output	Non-inverting output of differential pair 2.
12	GND0	GND	Ground pin for outputs.
13	GND	GND	Ground pin.
14	IREF	Output	This pin establishes the reference for the differential current-mode output pairs. It requires a fixed precision resistor to ground. 475Ω is the standard value for 100Ω differential impedance. Other impedances require different values.
15	vOE0#	Input	Active low input for enabling output 0. This pin has an internal 120kΩ pull-down resistor. 1 = disable outputs, 0 = enable outputs.
16	vOE1#	Input	Active low input for enabling output 1. This pin has an internal 120kΩ pull-down resistor. 1 = disable outputs, 0 = enable outputs.
17	vOE2#	Input	Active low input for enabling output 2. This pin has an internal 120kΩ pull-down resistor. 1 = disable outputs, 0 = enable outputs.
18	GND	GND	Ground pin.
19	GND0	GND	Ground pin for outputs.
20	Q0	Output	Non-inverting output of differential pair 0.
21	nQ0	Output	Inverting output of differential pair 0.
22	Q1	Output	Non-inverting output of differential pair 1.
23	nQ1	Output	Inverting output of differential pair 1.
24	GND0	GND	Ground pin for outputs.
25	EPAD	GND	Connect to Ground.

## Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 9INT31H400 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	$V_{DDx}$				4.6	V	1,2
Input Low Voltage	$V_{IL}$		GND-0.5			V	1
Input High Voltage	$V_{IH}$	Except for SMBus interface.			$V_{DD} + 0.5$	V	1,3
Input High Voltage	$V_{IHSMB}$	SMBus clock and data pins.			5.5	V	1
Storage Temperature	$T_s$		-65		150	°C	1
Junction Temperature	$T_j$				125	°C	1
Input ESD Protection	ESD prot	Human Body Model.	2500			V	1

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>3</sup> Not to exceed 4.6V.

## Electrical Characteristics

$T_{AMB} = T_{COM}$  or  $T_{IND}$  unless otherwise indicated. Supply voltages per normal operation conditions; see Test Loads for loading conditions.

Table 3. DIF\_IN Clock Input Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Input Crossover Voltage–DIF_IN	$V_{CROSS}$	Crossover voltage.	200		900	mV	1
Input Swing–DIF_IN	$V_{SWING}$	Differential value.	300			mV	1
Input Slew Rate–DIF_IN	dv/dt	Measured differentially.	0.4		8	V/ns	1,2
Input Leakage Current	$I_{IN}$	$V_{IN} = V_{DD}$ , $V_{IN} = GND$ .	-5		5	μA	
Input Duty Cycle	$d_{tin}$	Measurement from differential waveform.	45		55	%	1

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Slew rate measured through ±75mV window centered around differential zero.

Table 4. Input/Supply/Common Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	$V_{DDx}$	Supply voltage.	3.135	3.3	3.465	V	
Ambient Operating Temperature	$T_{AMB}$	Industrial range ( $T_{IND}$ ).	-40		85	°C	
Input High Voltage	$V_{IH}$	Single-ended inputs.	2		$V_{DD} + 0.3$	V	
Input Low Voltage	$V_{IL}$	Single-ended inputs.	GND - 0.3		0.8	V	
Input Current	$I_{IN}$	Single-ended inputs, $V_{IN} = GND$ , $V_{IN} = V_{DD}$ .	-5		5	μA	
	$I_{INP}$	Single-ended inputs. $V_{IN} = 0V$ ; inputs with internal pull-up resistors. $V_{IN} = V_{DD}$ ; inputs with internal pull-down resistors.	-50		50	μA	
Input Frequency	$F_{IN}$	$V_{DD} = 3.3V$ .	1		350	MHz	
Pin Inductance	$L_{pin}$				7	nH	1
Capacitance	$C_{IN}$	Logic inputs, except DIF_IN.	1.5		5	pF	1
	$C_{INDIF\_IN}$	DIF_IN differential clock inputs.	1.5		2.7	pF	1,4
	$C_{OUT}$	Output pin capacitance.			6	pF	1
Clk Stabilization	$t_{STAB}$	From $V_{DD}$ power-up and after input clock stabilization or deassertion of PD# to 1st clock.			0.08	ms	1,2
OE# Latency	$t_{LATOE\#}$	DIF start after OE# deassertion. DIF stop after OE# deassertion.	6		8	clocks	1,2,3
Tdrive_PD#	$t_{DRVPD}$	DIF output enable after PD# deassertion.			75	μs	1,3
Tfall	$t_F$	Fall time of control inputs.			5	ns	2
Trise	$t_R$	Rise time of control inputs.			5	ns	2

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Control input must be monotonic from 20% to 80% of input swing.

<sup>3</sup> Time from deassertion until outputs are > 400mV.

<sup>4</sup> DIF\_IN input.

Table 5. Qx HCSSL/LP-HCSSL Outputs

$T_{AMB}$  = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Slew Rate	dV/dt	Scope averaging on.	1.4	1.9	2.5	0.6–4	V/ns	1,2,3
Slew Rate Matching	$\Delta$ dV/dt	Single-ended measurement.		7	19	20	%	1,4
Maximum Voltage	$V_{MAX}$	Measurement on single-ended signal using absolute value (scope averaging off).		742	850	1150	mV	
Minimum Voltage	$V_{MIN}$		-100	-29		-300	mV	
Crossing Voltage (abs)	$V_{CROSS\_ABS}$	Scope averaging off.	300	348	400	250–550	mV	1,5
Crossing Voltage (var)	$\Delta$ - $V_{CROSS}$	Scope averaging off.		9	60	140	mV	1,6

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Measured from differential waveform.

<sup>3</sup> Slew rate is measured through the  $V_{SWING}$  voltage range centered around differential 0 V. This results in a  $\pm 150$ mV window around differential 0V.

<sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a  $\pm 75$ mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>5</sup>  $V_{CROSS}$  is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>6</sup> The total variation of all  $V_{CROSS}$  measurements in any particular system. Note that this is a subset of  $V_{CROSS\_MIN/MAX}$  ( $V_{CROSS}$  absolute) allowed. The intent is to limit  $V_{CROSS}$  induced modulation by setting  $\Delta$ - $V_{CROSS}$  to be smaller than  $V_{CROSS}$  absolute.

Table 6. Current Consumption

$T_A = T_{IND}$ ; supply voltage  $V_{DDX} = 3.3V \pm 5\%$ ; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Operating Supply Current	$I_{DD3.3OP}$	All outputs running at 350MHz, $C_L = 2pF$ ; $Z_o = 85\Omega$ .		95	117	mA
	$I_{DD3.3IDLE}$	All outputs stopped, input clock running at 350MHz or stopped.		35	43	mA

Table 7. Qx Output Duty Cycle, Jitter, and Skew Characteristics

T<sub>A</sub> = T<sub>IND</sub>; supply voltage V<sub>DDX</sub> = 3.3V ±5%; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Duty Cycle Distortion	t <sub>DCD</sub>	Measured differentially.	-1	0	1	%	1,2
Skew, Input to Output	t <sub>PD</sub>	V <sub>T</sub> = 50%.	2.3	2.6	3.1	ps	1
Skew, Output to Output	t <sub>SK3</sub>	Across all outputs, V <sub>T</sub> = 50%.		13	40	ps	1
Jitter, Cycle to Cycle, Additive	t <sub>j<sub>cyc-cycadd</sub></sub>	Additive.		1.4	5	ps	1,3

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock.

<sup>3</sup> Measured from differential waveform.

Table 8. Additive Phase Jitter

T<sub>A</sub> = T<sub>IND</sub>; supply voltage V<sub>DDX</sub> = 3.3V ±5%; see Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Additive Phase Jitter	t <sub>jph</sub>	All outputs running at 156.25MHz, 12kHz to 20MHz.		62	75	fs (rms)	1,2,3

<sup>1</sup> Applies to all outputs.

<sup>2</sup> Signal source is Wenzel.

<sup>3</sup> For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter) ^ 2 - (input jitter) ^ 2].

## Test Loads

### HCSL Differential Output Test Load - Source Terminated




Table 9. Differential Output Termination

DIF Zo (Ω)	L (in)	C <sub>L</sub> (pF)	Iref (Ω)	Rs (Ω)	Rp (Ω)
100	5	2	475	33	50
85	5	2	412	27	42.2 or 43.2

## Thermal Characteristics

Table 10. Thermal Characteristics <sup>1</sup>

Parameter	Symbol	Conditions	Typical Value	Units
Thermal Resistance	$\theta_{JC}$	Junction to case.	61.7	°C/W
	$\theta_{Jb}$	Junction to base.	5.4	°C/W
	$\theta_{JA0}$	Junction to Air, still air.	50.1	°C/W
	$\theta_{JA1}$	Junction to Air, 1 m/s air flow.	43.1	°C/W
	$\theta_{JA3}$	Junction to Air, 3 m/s air flow.	40.7	°C/W
	$\theta_{JA5}$	Junction to Air, 5 m/s air flow.	39.4	°C/W


<sup>1</sup> EPAD soldered to board.

## Package Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

[www.idt.com/document/psc/nlnlg24p1-package-outline-40-x-40-mm-body-05-mm-pitch-qfn-epad-size-245-x-245-mm](http://www.idt.com/document/psc/nlnlg24p1-package-outline-40-x-40-mm-body-05-mm-pitch-qfn-epad-size-245-x-245-mm)

## Marking Diagram



1. Line 1 is the truncated part number.
2. "YYWW" is the last digits of the year and week that the part was assembled.
3. "\$" denotes the mark code.
4. "I" denotes industrial temperature.




## Ordering Information

Orderable Part Number	Package	Carrier Type	Temperature
9INT31H400NLGI	4 × 4 mm, 0.5mm pitch 24-VFQFPN	Tray	-40° to +85°C
9INT31H400NLGI8	4 × 4 mm, 0.5mm pitch 24-VFQFPN	Tape and Reel	-40° to +85°C




## Revision History

Revision Date	Description of Change
August 9, 2018	Initial release.



NOTES:

1. DIMENSIONING AND TOLERANCING CONFORME TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS.



RECOMMENDED LAND PATTERN DIMENSION

NOTES:

1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.
2. TOP DOWN VIEW, AS VIEWED ON PCB.
3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

Package Revision History		
Date Created	Rev No.	Description
Sept 9, 2016	Rev 01	Add Chamfer on Epad
Sept 13, 2018	Rev 02	New Format, Recalculate Land Pattern Change QFN to VFQFPN

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.