

FEATURES:

- 1 to 10 differential clock distribution
- Optimized for clock distribution in DDR2 (Double Data Rate) SDRAM applications
- Operating frequency: 125MHz to 410MHz
- Stabilization time: <math><6\mu s</math>
- Very low skew: $\leq 40ps$
- Very low jitter: $\leq 40ps$
- 1.8V AVDD and 1.8V VDDO
- CMOS control signal input
- Test mode enables buffers while disabling PLL
- Low current power-down mode
- Tolerant of Spread Spectrum input clock
- Available in 52-Ball VFBGA and 40-pin VFQFPN packages

APPLICATIONS:

- Meets or exceeds JEDEC standard CUA877 for registered DDR2 clock driver
- Along with SSTUA32864/66, DDR2 register, provides complete solution for DDR2 DIMMs


DESCRIPTION:

The CSPUA877A is a PLL based clock driver that acts as a zero delay buffer to distribute one differential clock input pair (CLK, \overline{CLK}) to 10 differential output pairs ($\overline{Y[0:9]}$, Y[0:9]) and one differential pair of feedback clock output (FBOUT, \overline{FBOUT}). External feedback pins (FBIN, \overline{FBIN}) for synchronization of the outputs to the input reference is provided. OE, OS, and AVDD control the power-down and test mode logic. When AVDD is grounded, the PLL is turned off and bypassed for test mode purposes. When the differential clock inputs (CLK, \overline{CLK}) are both at logic low, this device will enter a low power-down mode. In this mode, the receivers are disabled, the PLL is turned off, and the output clock drivers are disabled, resulting in a clock driver current consumption of less than 500 μA .

The CSPUA877A requires no external components and has been optimized for very low phase error, skew, and jitter, while maintaining frequency and duty cycle over the operating voltage and temperature range. The CSPUA877, designed for use in both module assemblies and system motherboard based solutions, provides an optimum high-performance clock source.

The CSPUA877A is available in Commercial Temperature Range (0°C to +70°C). See Ordering Information for details.

FUNCTIONAL BLOCK DIAGRAM





NOTE:
The Logic Detect (LD) powers down the device when a logic LOW is applied to both CLK and \overline{CLK} .

PIN CONFIGURATION


6	Y6	$\overline{Y6}$	$\overline{Y7}$	Y7	FBIN	\overline{FBIN}	\overline{FBOUT}	FBOUT	Y8	$\overline{Y8}$
5	Y5	GND	GND	OS	VDDQ	OE	VDDQ	GND	GND	$\overline{Y9}$
4	$\overline{Y5}$	GND	NB	VDDQ	NB	NB	VDDQ	NB	GND	Y9
3	$\overline{Y0}$	GND	NB	VDDQ	NB	NB	VDDQ	NB	GND	Y4
2	Y0	GND	GND	VDDQ	VDDQ	VDDQ	VDDQ	GND	GND	$\overline{Y4}$
1	Y1	$\overline{Y1}$	$\overline{Y2}$	Y2	CLK	\overline{CLK}	AGND	AVDD	Y3	$\overline{Y3}$
	A	B	C	D	E	F	G	H	J	K

VFBGA
TOP VIEW

52 BALL VFBGA PACKAGE LAYOUT



PIN CONFIGURATION, CONT.



VQFPN
TOP VIEW

ABSOLUTE MAXIMUM RATINGS^(1,2)

Symbol	Rating	Max	Unit
V _{DDQ} , AV _{DD}	Supply Voltage Range	-0.5 to +2.5	V
V _I ⁽³⁾	Input Voltage Range	-0.5 to V _{DDQ} + 0.5	V
V _O ⁽³⁾	Voltage range applied to any output in the high or low state	-0.5 to V _{DDQ} + 0.5	V
I _{IK} (V _I < 0)	Input clamp current	±50	mA
I _{OK} (V _O < 0 or V _O > V _{DDQ})	Output Clamp Current	±50	mA
I _O (V _O = 0 to V _{DDQ})	Continuous Output Current	±50	mA
V _{DDQ} or GND	Continuous Current	±100	mA
TSTG	Storage Temperature Range	- 65 to +150	°C

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. This value is limited to 2.5V max.

CAPACITANCE⁽¹⁾

Parameter	Description	Min.	Typ.	Max.	Unit
C _{IN}	Input Capacitance V _I = V _{DDQ} or GND	2	—	3	pF
C _Δ	Delta Input Capacitance CLK, $\overline{\text{CLK}}$, FBIN, $\overline{\text{FBIN}}$			0.25	pF
C _L	Load Capacitance	—	10	—	pF

NOTE:

- Unused inputs must be held high or low to prevent them from floating.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
AV _{DD} ⁽¹⁾	Supply Voltage		V _{DDQ}		V
V _{DDQ}	I/O Supply Voltage	1.7	1.8	1.9	V
T _A	Operating Free-Air Temperature	0	—	+70	°C

- NOTE:
- The PLL is turned off and bypassed for test purposes when AV_{DD} is grounded. During this test mode, V_{DDQ} remains within the recommended operating conditions and no timing parameters are guaranteed.

PIN DESCRIPTION (VFBGA)

Pin Name	Pin Number	Description
AGND	G1	Ground for 1.8V analog supply
AV _{DD}	H1	1.8V analog supply
CLK, $\overline{\text{CLK}}$	E1, F1	Differential clock input with a 10K Ω to 100K Ω pulldown resistor
FBIN, $\overline{\text{FBIN}}$	E6, F6	Feedback differential clock input
$\overline{\text{FBOU}}$, FBOU	G6, H6	Feedback differential clock output
GND	B2 - B5, C2, C5, H2, H5, J2 - J5	Ground
V _{DDQ}	D2 - D4, E2, E5, F2, G2 - G5	1.8V supply
OE	F5	Output Enable
OS	D5	Output Select (tied to GND or V _{DDQ})
$\overline{\text{Y}}_{[0:9]}$	A3, A4, B1, B6, C1, C6, K1, K2, K5, K6	Buffered output of input clock, $\overline{\text{CLK}}$
Y _[0:9]	A1, A2, A5, A6, D1, D6, J1, J6, K3, K4	Buffered output of input clock, CLK
NB		No Ball

PIN DESCRIPTION (VFQFPN)

Pin Name	Pin Number	Description
AGND	7	Ground for 1.8V analog supply
AV _{DD}	8	1.8V analog supply
CLK, $\overline{\text{CLK}}$	4, 5	Differential clock input with a 10K Ω to 100K Ω pulldown resistor
FBIN, $\overline{\text{FBIN}}$	26, 27	Feedback differential clock input
$\overline{\text{FBOU}}$, FBOU	24, 25	Feedback differential clock output
GND	10	Ground
V _{DDQ}	1, 6, 9, 15, 20, 23, 28, 31, 36	1.8V supply
OE	22	Output Enable
OS	21	Output Select (tied to GND or V _{DDQ})
Y _[0:9]	3, 11, 14, 16, 19, 29, 33, 34, 38, 39	Buffered output of input clock, CLK
$\overline{\text{Y}}_{[0:9]}$	2, 12, 13, 17, 18, 30, 32, 35, 37, 40	Buffered output of input clock, $\overline{\text{CLK}}$
NB		No Ball

FUNCTION TABLE(1,2)

INPUTS					OUTPUTS				PLL
AV _{DD}	OE	OS	CLK	$\overline{\text{CLK}}$	Y	$\overline{\text{Y}}$	F _{BOUT}	$\overline{\text{F}}_{\text{BOUT}}$	
GND	H	X	L	H	L	H	L	H	OFF
GND	H	X	H	L	H	L	H	L	OFF
GND	L	H	L	H	L(z)	L(z)	L	H	OFF
GND	L	L	H	L	L(z) Y ₇ Active	L(z) $\overline{\text{Y}}_7$ Active	H	L	OFF
1.8V (nom)	L	H	L	H	L(z)	L(z)	L	H	ON
1.8V (nom)	L	L	H	L	L(z) Y ₇ Active	L(z) $\overline{\text{Y}}_7$ Active	H	L	ON
1.8V (nom)	H	X	L	H	L	H	L	H	ON
1.8V (nom)	H	X	H	L	H	L	H	L	ON
1.8V (nom)	X	X	L ⁽³⁾	L ⁽³⁾	L(z)	L(z)	L(z)	L(z)	OFF
X	X	X	H	H	Reserved				

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
- L(z) means the outputs are disabled to a LOW state, meeting the I_{ODL} limit in DC Electrical Characteristics table.
- The device will enter a low power-down mode when CLK and $\overline{\text{CLK}}$ are both at logic LOW.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{IK}	Input Clamp Voltage (All Inputs)	V _{DDQ} = 1.7V, I _I = -18mA	—	—	-1.2	V
V _{IL} ⁽²⁾	Input LOW Voltage (OE, OS, CLK, $\overline{\text{CLK}}$)		—	—	0.35V _{DDQ}	V
V _{IH} ⁽²⁾	Input HIGH Voltage (OE, OS, CLK, $\overline{\text{CLK}}$)		0.65V _{DDQ}	—	—	
V _{IN} ⁽¹⁾	Input Signal Voltage		-0.3	—	V _{DDQ} + 0.3	V
V _{ID} (DC) ⁽²⁾	DC Input Differential Voltage		0.3		V _{DDQ} + 0.4	V
V _{OD} ⁽³⁾	Output Differential Voltage	AV _{DD} /V _{DDQ} = 1.7V	0.6	—	—	V
V _{OH}	Output HIGH Voltage	I _{OH} = -100μA, V _{DDQ} = 1.7V to 1.9V	V _{DDQ} - 0.2		—	V
		I _{OH} = -9mA, V _{DDQ} = 1.7V	1.1		—	
V _{OL}	Output LOW Voltage	I _{OL} = 100μA, V _{DDQ} = 1.7V to 1.9V			0.1	V
		I _{OL} = 9mA, V _{DDQ} = 1.7V			0.6	
I _{ODL}	Output Disabled LOW Current	OE = L, V _{ODL} = 100mV, AV _{DD} /V _{DDQ} = 1.7V	100	—	—	μA
I _{IN}	Input Current	CLK, $\overline{\text{CLK}}$			±250	μA
		OE, OS, FBIN, $\overline{\text{FBIN}}$			±10	
I _{DDL}	Static Supply Current (I _{DDQ} and I _{ADD})	AV _{DD} /V _{DDQ} = Max., CLK and $\overline{\text{CLK}}$ = GND			500	μA
I _{DD}	Dynamic Power Supply Current (I _{DDQ} and I _{ADD}) ^(4,5)	AV _{DD} /V _{DDQ} = Max., CLK = 410MHz			300	mA

NOTES:

- V_{IN} specifies the allowable DC excursion of each different output.
- V_{ID} is the magnitude of the difference between the input level on CLK and the input level on $\overline{\text{CLK}}$. The CLK and $\overline{\text{CLK}}$ V_{IH} and V_{IL} limits are used to define the DC LOW and HIGH levels for the power down mode.
- V_{OD} is the magnitude of the difference between the true output level and the complementary level.
- All Outputs are left open (unconnected to PCB).
- Total I_{DD} = I_{DDQ} + I_{ADD} = F_{CK} * C_{PD} * V_{DDQ}, for C_{PD} = (I_{DDQ} + I_{ADD}) / (F_{CK} * V_{DDQ}) where F_{CK} is the input frequency, V_{DDQ} is the power supply, and C_{PD} is the Power Dissipation Capacitance.

TIMING REQUIREMENTS

Symbol	Parameter	Min.	Max.	Unit
f _{CLK}	Operating Clock Frequency ^(1,2,5)	125	410	MHz
	Application Clock Frequency ^(1,3,5)	160	410	MHz
t _{DC}	Input Clock Duty Cycle	40	60	%
t _L	Stabilization Time ⁽⁴⁾	—	6	μs

NOTES:

- The PLL will track a spread spectrum clock input.
- Operating clock frequency is the range over which the PLL will lock, but may not meet all timing specifications. To be used only for low speed system debug.
- Application clock frequency is the range over which timing specifications apply.
- Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power up. During normal operation, the stabilization time is also the time required for the PLL circuit to obtain phase lock of its feedback signal to its reference signal when CLK and $\overline{\text{CLK}}$ go to a logic LOW state, enters the power-down mode, and later return to active operation. CLK and $\overline{\text{CLK}}$ may be left floating after they have been driven LOW for one complete clock cycle.
- Will lock to input frequency as low as 30MHz at room temperature and nominal or higher supply voltage (1.8V - 1.9V).

AC ELECTRICAL CHARACTERISTICS⁽¹⁾

Symbol	Description	f _{clk} (MHz)	Min.	Typ. ⁽²⁾	Max.	Unit
t _{EN}	OE to any Y/ \bar{Y}	160 to 410	—	—	8	ns
t _{DIS}	OE to any Y/ \bar{Y}	160 to 410	—	—	8	ns
SLR(I)	Output Enable (\overline{OE})	160 to 410	0.5	—	—	V/ns
	Input Clock Slew Rate, measured single-ended	160 to 410	1	2.5	4	
SLR(O) ⁽⁴⁾	Output Clock Slew Rate, measured single-ended	160 to 410	1.5	2.5	3	V/ns
V _{OX} ⁽⁶⁾	Output Differential-Pair Cross-Voltage	160 to 410	(V _{DDO} /2) - 0.1	—	(V _{DDO} /2) + 0.1	V
t _{JIT(CC+)}	Cycle-to-Cycle Period Jitter	160 to 410	0	—	40	ps
t _{JIT(CC-)}	Cycle-to-Cycle Period Jitter	160 to 410	0	—	-40	ps
t _(\emptyset) ⁽⁵⁾	Static Phase Offset	160 to 410	-50	—	50	ps
t _{(\emptyset)DYN} ⁽⁷⁾	Dynamic Phase Offset	160 to 270	-50	—	50	ps
		271 to 410	t _{(\emptyset)DYN(MIN)}	—	t _{(\emptyset)DYN(MAX)}	
tsk(O) ⁽⁷⁾	Output Clock Skew	160 to 270	—	—	40	ps
		271 to 410	—	—	tsk(O)MAX	
t _{JIT(PER)} ^(3,7)	Period Jitter	160 to 270	-40	—	40	ps
		271 to 410	t _{JIT(PER)MIN}	—	t _{JIT(PER)MAX}	
t _{JIT(HPER)} ⁽³⁾	Half-Period Jitter	160 to 270	-75	—	75	ps
		271 to 410	-50	—	50	
Σt (SU) ⁽⁷⁾	t _{JIT(PER)} + t _{(\emptyset)DYN} + tsk(O)	271 to 410	—	—	80	ps
Σt (H) ⁽⁷⁾	t _{(\emptyset)DYN} + tsk(O)	271 to 410	—	—	60	ps
The PLL on the CSPUA877A will meet all the above test parameters while supporting SSC synthesizers with the following parameters:						
	SSC Modulation Frequency		30	—	33	KHz
	SSC Clock Input Frequency Deviation		0	—	0.5	%
CSPUA877A PLL designs should target the value below to minimize SSC-induced skew:						
	PLL Loop Bandwidth (-3dB from unity gain)		2	—	—	MHz

NOTES:

- There are two different terminations that are used with the above AC tests. The output load shown in figure 1 is used to measure the input and output differential pair cross-voltage only. The output load shown in figure 2 is used to measure all other tests, including input and output slew rates. For consistency, use 50Ω equal length cables with SMA connectors on the test board.
- Refers to transition of non-inverting output.
- Period jitter and half-period jitter specifications are separate specifications that must be met independently of each other.
- To eliminate the impact of input slew rates on static phase offset, the input slew rates of reference clock input (CLK, \overline{CLK}) and feedback clock input (FBIN, \overline{FBIN}) are recommended to be nearly equal. The 2.5V/ns slew rates are shown as a recommended target. Compliance with these nominal values is not mandatory if it can be adequately demonstrated that alternative characteristics meet the requirements of the registered DDR2 DIMM application.
- Static phase offset does not include jitter.
- V_{OX} is specified at the DDR DRAM clock input or test load.
- In the frequency range of 271 - 410MHz, the min and max values for t_{JIT(PER)} and t_{(\emptyset)DYN}, and the max value for tsk(O), must not exceed the corresponding min and max values of the 160 - 270MHz range. Also, the sum of the specified values for | t_{JIT(PER)} |, | t_{(\emptyset)DYN} |, and tsk(O) must meet the requirement for Σt (SU), and the sum of the specified values for | t_{(\emptyset)DYN} | and tsk(O) must meet the requirement for Σt (H).

TEST CIRCUIT AND SWITCHING WAVEFORMS




Figure 1: Output Load Test Circuit 1






Figure 2: Output Load Test Circuit 2

TEST CIRCUIT AND SWITCHING WAVEFORMS




$$t_{\text{jit(cc)}} = t_{\text{cycle } n} - t_{\text{cycle } n+1}$$

Cycle-to-Cycle jitter




$$t(\phi) = \frac{\sum_{n=1}^{n=N} t(\phi)_n}{N} \quad (N \text{ is a large number of samples})$$

Static Phase Offset



Output Skew

TEST CIRCUIT AND SWITCHING WAVEFORMS




$$t_{jit(per)} = t_{cycle\ n} - \frac{1}{f_o}$$

NOTE:

f_o = Average input frequency measured at CLK / \overline{CLK}

Period jitter




$$t_{jit(hper)} = t_{half\ period\ n} - \frac{1}{2 \cdot f_o}$$

NOTE:


f_o = Average input frequency measured at CLK / \overline{CLK}

Half-Period jitter

TEST CIRCUIT AND SWITCHING WAVEFORMS




Time Delay Between Output Enable (OE) and Clock Output (Y, \bar{Y})




Dynamic Phase Offset

TEST CIRCUIT AND SWITCHING WAVEFORMS



Input and Output Slew Rates



NOTES:


- Place all decoupling capacitors as close to the CSPA877A pins as possible.
- Use wide traces for AVDD and AGND.
- Recommended bead: Fair-rite P/N 2506036017Y0 or equivalent (0.8 Ω DC max., 600 Ω at 100MHz).

Recommended Filtering for the Analog and Digital Power Supplies (AVDD and VDDQ)


APPLICATION INFORMATION

Clock Structure	# of SDRAM Loads per Clock	Clock Loading on the PLL outputs (pF)	
		Min.	Max.
#1	2	3	5
#2	4	6	10

APPLICATION INFORMATION




Clock Structure 1



Clock Structure 2

ORDERING INFORMATION

CSPUA XXXXX XX X
Device Type Package Process



Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.