The ICS854110I is a high-performance differential LVDS clock fanout buffer. The device is designed for signal fanout of high-frequency, low phase-noise clock signals. The selected differential input signal is distributed to ten differential LVDS outputs. The ICS854110I is characterized to operate from a 2.5V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the ICS854110I ideal for those clock distribution applications demanding well-defined performance and repeatability. The device offers an output slew rate control with four pre-set output transition times to solve crosstalk and EMI problems in complex board designs. A fail-safe input design forces the outputs to a defined state if differential clock inputs are open or shorted, see Table 3D.

**Features**

- Two differential input reference clocks
- Differential pair can accept the following differential input levels: LVPECL, LVDS
- Ten LVDS outputs
- Maximum clock frequency: 200MHz
- Output slew rate control
- Fail-safe differential inputs
- LVCMOS interface levels for all control inputs
- Output skew: 260ps (maximum), for fastest slew rate setting of 0.650 V/ns
- Part-to-part skew: 1.2ns (maximum)
- Full 2.5V supply voltage
- Lead-free (RoHS 6) 32-Lead VFQFN and 32-Lead LQFP package
- -40°C to 85°C ambient operating temperature

**Pin Assignments**

![Block Diagram](image)
Table 1. Pin Descriptions

<table>
<thead>
<tr>
<th>Number</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ISET</td>
<td>Input</td>
<td>An external fixed resistor (RSET) from this pin to ground is needed to provide a reference current for setting the slew rate of the differential outputs Q[0:9], nQ[0:9]. See Table 3C for function.</td>
</tr>
<tr>
<td>2</td>
<td>CLK_SEL</td>
<td>Input</td>
<td>Input clock select. See Table 3A for function. LVCMOS/LVTTL interface levels.</td>
</tr>
<tr>
<td>3</td>
<td>CLK0</td>
<td>Input</td>
<td>Non-inverting clock/data input 0.</td>
</tr>
<tr>
<td>4</td>
<td>nCLK0</td>
<td>Input</td>
<td>Inverting differential clock input 0.</td>
</tr>
<tr>
<td>5, 9, 25</td>
<td>GND</td>
<td>Power</td>
<td>Power supply ground.</td>
</tr>
<tr>
<td>6</td>
<td>CLK1</td>
<td>Input</td>
<td>Non-inverting clock/data input 1.</td>
</tr>
<tr>
<td>7</td>
<td>nCLK1</td>
<td>Input</td>
<td>Inverting differential clock input 1.</td>
</tr>
<tr>
<td>8</td>
<td>nOE</td>
<td>Input</td>
<td>Output enable. See Table 3B for function. LVCMOS/LVTTL interface levels.</td>
</tr>
<tr>
<td>10, 11</td>
<td>nQ9, Q9</td>
<td>Output</td>
<td>Differential output pair 9. LVDS interface levels.</td>
</tr>
<tr>
<td>12, 13</td>
<td>nQ8, Q8</td>
<td>Output</td>
<td>Differential output pair 8. LVDS interface levels.</td>
</tr>
<tr>
<td>14, 15</td>
<td>nQ7, Q7</td>
<td>Output</td>
<td>Differential output pair 7. LVDS interface levels.</td>
</tr>
<tr>
<td>16, 32</td>
<td>VDD</td>
<td>Power</td>
<td>Power supply pins.</td>
</tr>
<tr>
<td>17, 18</td>
<td>nQ6, Q6</td>
<td>Output</td>
<td>Differential output pair 6. LVDS interface levels.</td>
</tr>
<tr>
<td>19, 20</td>
<td>nQ5, Q5</td>
<td>Output</td>
<td>Differential output pair 5. LVDS interface levels.</td>
</tr>
<tr>
<td>21, 22</td>
<td>nQ4, Q4</td>
<td>Output</td>
<td>Differential output pair 4. LVDS interface levels.</td>
</tr>
<tr>
<td>23, 24</td>
<td>nQ3, Q3</td>
<td>Output</td>
<td>Differential output pair 3. LVDS interface levels.</td>
</tr>
<tr>
<td>26, 27</td>
<td>nQ2, Q2</td>
<td>Output</td>
<td>Differential output pair 2. LVDS interface levels.</td>
</tr>
<tr>
<td>28, 29</td>
<td>nQ1, Q1</td>
<td>Output</td>
<td>Differential output pair 1. LVDS interface levels.</td>
</tr>
<tr>
<td>30, 31</td>
<td>nQ0, Q0</td>
<td>Output</td>
<td>Differential output pair 0. LVDS interface levels.</td>
</tr>
</tbody>
</table>

NOTE: Pulldown refers to an internal input resistor. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_IN</td>
<td>Input Capacitance</td>
<td></td>
<td>4</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>R_PULLDOWN</td>
<td>Input Pulldown Resistor</td>
<td></td>
<td>51</td>
<td></td>
<td></td>
<td>kΩ</td>
</tr>
</tbody>
</table>
### Function Tables

#### Table 3A. CLK_SEL Configuration Table

<table>
<thead>
<tr>
<th>Input</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>CLK0, nCLK0 is the selected reference clock</td>
</tr>
<tr>
<td>1</td>
<td>CLK1, nCLK1 is the selected reference clock</td>
</tr>
</tbody>
</table>

NOTE: CLK_SEL is an asynchronous control.

#### Table 3B. nOE Configuration Table

<table>
<thead>
<tr>
<th>Input</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Outputs Qx, nQx are enabled.</td>
</tr>
<tr>
<td>1</td>
<td>Outputs Qx, nQx are in high-impedance state.</td>
</tr>
</tbody>
</table>

NOTE: nOE is an asynchronous control.

#### Table 3C. RSET Configuration Table

<table>
<thead>
<tr>
<th>RSET</th>
<th>Typical Output Slew Rate (V/ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>0.650 (fastest)</td>
</tr>
<tr>
<td>15</td>
<td>0.170</td>
</tr>
<tr>
<td>50</td>
<td>0.150</td>
</tr>
<tr>
<td>150</td>
<td>0.115 (slowest)</td>
</tr>
</tbody>
</table>

NOTE: The RSET resistor at the ISET pin allows configuration of the outputs to one of four pre-set output slew rates. A 5% variation of the RSET resistor size will be tolerated.

NOTE: Slew rates are defined as ±100mV from the center of Q – nQ signal.

#### Table 3D. Guaranteed Input Fail Safe Operations for CLK0, nCLK0 and CLK1, nCLK1

<table>
<thead>
<tr>
<th>Input State of Selected Input</th>
<th>Outputs Q[0:9], nQ[0:9]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic Low (Selected Input: CLKx = LOW, nCLKx = HIGH)</td>
<td>Logic Low (Qx = LOW, nQx = HIGH)</td>
</tr>
<tr>
<td>Logic High (Selected Input: CLKx = HIGH, nCLKx = LOW)</td>
<td>Logic High (Qx = HIGH, nQx = LOW)</td>
</tr>
<tr>
<td>Inputs Open (Selected Input: CLKx = open, nCLKx = open)</td>
<td>Logic High (Qx = HIGH, nQx = LOW)</td>
</tr>
<tr>
<td>Inputs Shorted (Selected Input: CLKx shorted to nCLKx and tied to VDD)</td>
<td>Logic High (Qx = HIGH, nQx = LOW)</td>
</tr>
<tr>
<td>Input Shorted (Selected Input: CLKx shorted to nCLKx and floating)</td>
<td>Logic High (Qx = HIGH, nQx = LOW)</td>
</tr>
</tbody>
</table>
Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

<table>
<thead>
<tr>
<th>Item</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage, ( V_{DD} )</td>
<td>4.6V</td>
</tr>
<tr>
<td>Inputs, ( V_i )</td>
<td>-0.5V to ( V_{DD} + 0.5V )</td>
</tr>
<tr>
<td>Outputs, ( I_O ) (LVDS)</td>
<td></td>
</tr>
<tr>
<td>Continuous Current</td>
<td></td>
</tr>
<tr>
<td>Surge Current</td>
<td></td>
</tr>
<tr>
<td>Package Thermal Impedance, ( \theta_{JA} )</td>
<td></td>
</tr>
<tr>
<td>32 Lead VFQFN</td>
<td>37.0°C/W (0 mps)</td>
</tr>
<tr>
<td>32 Lead LQFP</td>
<td>65.7°C/W (0 mps)</td>
</tr>
<tr>
<td>Storage Temperature, ( T_{STG} )</td>
<td>-65°C to 150°C</td>
</tr>
</tbody>
</table>

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, \( V_{DD} = 2.5V \pm 5\%, \ T_A = -40°C \) to 85°C

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{DD} )</td>
<td>Power Supply Voltage</td>
<td>No Load, ( R_{SET} ) not connected</td>
<td>2.375</td>
<td>2.5</td>
<td>2.625</td>
<td>V</td>
</tr>
<tr>
<td>( I_{DD} )</td>
<td>Power Supply Current</td>
<td>All Outputs Loaded, ( R_{SET} = 4k\Omega )</td>
<td>18</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>No Load, ( R_{SET} = 4k\Omega )</td>
<td>30</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 4B. LVCMOS/LVTTL Input DC Characteristics, \( V_{DD} = 2.5V \pm 5\%, \ T_A = -40°C \) to 85°C

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IH} )</td>
<td>Input High Voltage</td>
<td>( V_{DD} = V_{IN} = 2.625V )</td>
<td>2</td>
<td>( V_{DD} + 0.3 )</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IL} )</td>
<td>Input Low Voltage</td>
<td>( V_{DD} = 2.625V, V_{IN} = 0V )</td>
<td>-0.3</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( I_{IH} )</td>
<td>Input High Current</td>
<td>( \text{CLK}_\text{SEL}, \text{nOE} )</td>
<td>150</td>
<td>( \mu A )</td>
<td>( \mu A )</td>
<td></td>
</tr>
<tr>
<td>( I_{IL} )</td>
<td>Input Low Current</td>
<td>( \text{CLK}_\text{SEL}, \text{nOE} )</td>
<td>-5</td>
<td>( \mu A )</td>
<td>( \mu A )</td>
<td></td>
</tr>
</tbody>
</table>

Table 4C. Differential DC Characteristics, \( V_{DD} = 2.5V \pm 5\%, \ T_A = -40°C \) to 85°C

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{PP} )</td>
<td>Peak-to-Peak Input Voltage; NOTE 1</td>
<td></td>
<td>0.15</td>
<td>1.2</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{CMR} )</td>
<td>Common Mode Input Voltage; NOTE 1, 2</td>
<td>GND + 0.8</td>
<td>( V_{DD} - 0.85 )</td>
<td>V</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTE 1: \( V_{IL} \) should not be less than -0.3V.
NOTE 2: Common mode input voltage is defined as \( V_{IH} \).
### Table 4D. LVDS DC Characteristics, \( V_{DD} = 2.5V \pm 5\% \), \( T_A = -40°C \) to 85°C

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{OD} )</td>
<td>Differential Output Voltage</td>
<td>( R_{SET} = 4k\Omega )</td>
<td>250</td>
<td>600</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>( \Delta V_{OD} )</td>
<td>( V_{OD} ) Magnitude Change</td>
<td>( R_{SET} = 4k\Omega )</td>
<td>50</td>
<td>mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{OS} )</td>
<td>Offset Voltage</td>
<td>( R_{SET} = 4k\Omega )</td>
<td>1.115</td>
<td>1.430</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( \Delta V_{OS} )</td>
<td>( V_{OS} ) Magnitude Change</td>
<td>( R_{SET} = 4k\Omega )</td>
<td>50</td>
<td>mV</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### AC Electrical Characteristics

### Table 5. AC Electrical Characteristics, \( V_{DD} = 2.5V \pm 5\% \), \( T_A = -40°C \) to 85°C

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( f_{REF} )</td>
<td>Input Frequency</td>
<td>( R_{SET} = 4k\Omega )</td>
<td>200</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 15k\Omega )</td>
<td>30</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 50k\Omega )</td>
<td>20</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 150k\Omega )</td>
<td>16</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( f_{OUT} )</td>
<td>Output Frequency</td>
<td>( R_{SET} = 4k\Omega )</td>
<td>200</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 15k\Omega )</td>
<td>30</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 50k\Omega )</td>
<td>20</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 150k\Omega )</td>
<td>16</td>
<td>MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( f_{JIT} )</td>
<td>Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section</td>
<td>( R_{SET} = 4k\Omega ), ( f_{REF} = 125MHz ), Integration Range: 12kHz – 20MHz</td>
<td>0.291</td>
<td>ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( f_{PD} )</td>
<td>Propagation Delay; NOTE 1</td>
<td>( R_{SET} = 4k\Omega )</td>
<td>3.2</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 15k\Omega )</td>
<td>4.6</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 50k\Omega )</td>
<td>5.4</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 150k\Omega )</td>
<td>7.5</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{sk(o)} )</td>
<td>Output Skew; NOTE 2, 3</td>
<td>( R_{SET} = 4k\Omega )</td>
<td>125</td>
<td>ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 15k\Omega )</td>
<td>160</td>
<td>ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 50k\Omega )</td>
<td>200</td>
<td>ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 150k\Omega )</td>
<td>240</td>
<td>ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{sk(p)} )</td>
<td>Pulse Skew</td>
<td>( R_{SET} = 4k\Omega )</td>
<td>80</td>
<td>ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{sk(pp)} )</td>
<td>Part-to-Part Skew; NOTE 3, 4</td>
<td>( R_{SET} = 4k\Omega )</td>
<td>600</td>
<td>ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 15k\Omega )</td>
<td>825</td>
<td>ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 50k\Omega )</td>
<td>975</td>
<td>ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 150k\Omega )</td>
<td>1245</td>
<td>ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{sl(o)} )</td>
<td>Output Clock Slew Rate</td>
<td>( R_{SET} = 4k\Omega )</td>
<td>0.450</td>
<td>V/ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 15k\Omega )</td>
<td>0.110</td>
<td>V/ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 50k\Omega )</td>
<td>0.110</td>
<td>V/ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 150k\Omega )</td>
<td>0.075</td>
<td>V/ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( odc )</td>
<td>Output Duty Cycle; NOTE 5</td>
<td>( R_{SET} = 4k\Omega ), ( f_{REF} \leq 200MHz )</td>
<td>45</td>
<td>%</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 15k\Omega ), ( f_{REF} \leq 30MHz )</td>
<td>48</td>
<td>%</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 50k\Omega ), ( f_{REF} \leq 20MHz )</td>
<td>48</td>
<td>%</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{SET} = 150k\Omega ), ( f_{REF} \leq 16MHz )</td>
<td>48</td>
<td>%</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
NOTE 5: Input Duty Cycle must be 50%.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter Description</th>
<th>Test Conditions</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{R}$ / $t_{F}$</td>
<td>Output Rise/ Fall Time; 30% to 70%</td>
<td>$R_{SET} = 4k\Omega$</td>
<td>100</td>
<td>300</td>
<td>500</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$R_{SET} = 15k\Omega$</td>
<td>600</td>
<td>1030</td>
<td>1600</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$R_{SET} = 50k\Omega$</td>
<td>650</td>
<td>1160</td>
<td>1850</td>
<td>ps</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$R_{SET} = 150k\Omega$</td>
<td>800</td>
<td>1540</td>
<td>2200</td>
<td>ps</td>
</tr>
</tbody>
</table>
Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the **dBc Phase Noise**. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.

![Additive Phase Jitter at 125MHz](image)

As with most timing specifications, phase noise measurements have issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.

The source generator used is, "Rohde & Schwarz SMA 100A Signal Generator into a HP 8133A 3GHz Pulse Generator".
Parameter Measurement Information

2.5V LVDS Output Load AC Test Circuit

Differential Input Level

Output Skew

Part-to-Part Skew

Pulse Skew

Propagation Delay
Parameter Measurement Information, continued

**Output Rise/Fall Time**

**Differential Output Voltage Setup**

**Output Duty Cycle/Pulse Width/Period**

**Differential Output Slew Rate**

**Offset Voltage Setup**
Applications Information

Wiring the Differential Input to Accept Single-Ended Levels

*Figure 1* shows how a differential input can be wired to accept single ended levels. The reference voltage \( V_{REF} = \frac{V_{DD}}{2} \) is generated by the bias resistors \( R_1 \) and \( R_2 \). The bypass capacitor \( C_1 \) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of \( R_1 \) and \( R_2 \) might need to be adjusted to position the \( V_{REF} \) in the center of the input voltage swing. For example, if the input clock swing is 2.5V and \( V_{DD} = 3.3V \), \( R_1 \) and \( R_2 \) value should be adjusted to set \( V_{REF} \) at 1.25V. The values below are for when both the single ended swing and \( V_{DD} \) are at the same voltage. This configuration requires that the sum of the output impedance of the driver \( (R_o) \) and the series resistance \( (R_s) \) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, \( R_3 \) and \( R_4 \) in parallel should equal the transmission line impedance. For most 50Ω applications, \( R_3 \) and \( R_4 \) can be 100Ω. The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however \( V_{IL} \) cannot be less than -0.3V and \( V_{IH} \) cannot be more than \( V_{DD} + 0.3V \). Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.

![Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels](image)

Recommendations for Unused Input and Output Pins

**Inputs:**

CLK/nCLK Inputs

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from CLK to ground.

LVCMOS Control Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

**Outputs:**

LVDS Outputs

All unused LVDS outputs should be terminated with 100Ω resistor between the differential pair.
Differential Clock Input Interface

The CLK/nCLK accepts LVPECL, LVDS and other differential signals. Both differential signals must meet the $V_{PP}$ and $V_{CMR}$ input requirements. Figures 2A to 2C show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.

**Figure 2A.** CLK/nCLK Input Driven by a 2.5V LVPECL Driver

**Figure 2B.** CLK/nCLK Input Driven by a 2.5V LVPECL Driver with AC Coupler

**Figure 2C.** CLK/nCLK Input Driven by an LVDS Driver
VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 3. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as “heat pipes”. The number of vias (i.e. “heat pipes”) are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor’s Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.

Figure 3. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)
LVDS Driver Termination

A general LVDS interface is shown in Figure 4. Standard termination for LVDS type output structure requires both a 100Ω parallel resistor at the receiver and a 100Ω differential transmission line environment. In order to avoid any transmission line reflection issues, the 100Ω resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard termination schematic as shown in Figure 4 can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the amplitude and common mode input range of the input receivers should be verified for compatibility with the output.

Figure 4. Typical LVDS Driver Termination
Power Considerations

This section provides information on power dissipation and junction temperature for the ICS854110I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS854110I is the sum of the core power plus the power dissipation in the load(s). The following is the power dissipation for $V_{DD} = 2.5V + 5\% = 2.625V$, which gives worst case results.

Total power dissipation, includes power dissipation on external components.

- $P_{\text{core+load}} = V_{DD\_MAX} \times I_{DD\_core+load} = 2.625V \times 86mA = 225.75mW$

Where:
- $I_{DD\_core+load}$ is the total supply current which includes external components.

To calculate the power dissipation on the device alone, $P_{d\_total}$, and use it for junction temperature calculation, subtract the power dissipation on the external components.

- $P_{d\_total} = P_{\text{core+load}} - (P_{\text{load}} + P_{\text{rset}})$

Where:
- $P_{\text{load}}$ is power dissipation on the output loadings
- $P_{\text{rset}}$ is power dissipation on the $R_{\text{SET}}$

The load current per output is:

- $I_{\text{out}} = \frac{(I_{DD\_core+load} - I_{DD\_no\_load})}{N} = \frac{(86mA - 18mA)}{10} = 6.8mA$

Where:
- $I_{DD\_no\_load}$ is $I_{DD}$ current at no load condition
- $N$ is number of outputs

Power Dissipation on output loads

- $P_{\text{load}} = (I_{\text{out}})^2 \times R_{\text{load}} \times N = (6.8mA)^2 \times 100\Omega \times 10 = 46.2mW$

Power Dissipation on $R_{\text{SET}}$

- $P_{\text{rset}} = \frac{(V_{\text{rset}})^2}{R_{\text{SET}}} = \frac{(1V)^2}{4k\Omega} = 0.25mW$

(NOTE: $P_{\text{rset}}$ is small and can be negligible)

Total Power Dissipation on the part excluding the power dissipation on the external components.

- $P_{d\_total} = P_{\text{core+load}} - (P_{\text{load}} + P_{\text{rset}})$
- $= 225.75mW - (46.2mW + 0.25mW)$
- $= 179.3mW$
2. Junction Temperature.

Junction temperature, $T_j$, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, $T_j$, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for $T_j$ is as follows:

$$T_j = \theta_{JA} \cdot P_{d_{total}} + T_A$$

- $T_j$ = Junction Temperature
- $\theta_{JA}$ = Junction-to-Ambient Thermal Resistance
- $P_{d_{total}}$ = Total Device Power Dissipation (example calculation is in section 1 above)
- $T_A$ = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{JA}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is 65.7°C/W per Table 6A below.

Therefore, $T_j$ for an ambient temperature of 85°C with all outputs switching is:

$$85°C + 0.179W \cdot 65.7°C/W = 96.8°C.$$ This is below the limit of 125°C.

This calculation is only an example. $T_j$ will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

### Table 6A. Thermal Resistance $\theta_{JA}$ for 32 Lead LQFP, Forced Convection

<table>
<thead>
<tr>
<th>$\theta_{JA}$ by Velocity</th>
<th>Meters per Second</th>
<th>0</th>
<th>1</th>
<th>2.5</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Multi-Layer PCB, JEDEC Standard Test Boards</td>
<td>65.7°C/W</td>
<td>55.9°C/W</td>
<td>52.4°C/W</td>
</tr>
</tbody>
</table>

### Table 6B. Thermal Resistance $\theta_{JA}$ for 32 Lead VFQFN, Forced Convection

<table>
<thead>
<tr>
<th>$\theta_{JA}$ by Velocity</th>
<th>Meters per Second</th>
<th>0</th>
<th>1</th>
<th>2.5</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Multi-Layer PCB, JEDEC Standard Test Boards</td>
<td>37.0°C/W</td>
<td>32.4°C/W</td>
<td>29.0°C/W</td>
</tr>
</tbody>
</table>
Reliability Information

Table 7A. $\theta_{JA}$ vs. Air Flow Table for a 32-Lead VFQFN

<table>
<thead>
<tr>
<th>Meters per Second</th>
<th>$\theta_{JA}$ vs. Air Flow</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Multi-Layer PCB, JEDEC Standard Test Boards</td>
<td>37.0°C/W</td>
</tr>
</tbody>
</table>

Table 7B. $\theta_{JA}$ vs. Air Flow Table for a 32-Lead LQFP

<table>
<thead>
<tr>
<th>Meters per Second</th>
<th>$\theta_{JA}$ vs. Air Flow</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Multi-Layer PCB, JEDEC Standard Test Boards</td>
<td>65.7°C/W</td>
</tr>
</tbody>
</table>

Transistor Count

The transistor count for ICS854110I is: 1757
**Package Outline and Package Dimensions**

**Package Outline - K Suffix for 32-Lead VFQFN**

There are 2 methods of indicating pin 1 corner at the back of the VFQFN package are:
1. Type A: Chamfer on the paddle (near pin 1)
2. Type C: Mouse bite on the paddle (near pin 1)

**Table 8A. Package Dimensions for 32-Lead VFQFN**

<table>
<thead>
<tr>
<th>JEDEC Variation: VHHD-2/-4</th>
<th>All Dimensions in Millimeters</th>
</tr>
</thead>
<tbody>
<tr>
<td>Symbol</td>
<td>Minimum</td>
</tr>
<tr>
<td>N</td>
<td>32</td>
</tr>
<tr>
<td>A</td>
<td>0.80</td>
</tr>
<tr>
<td>A1</td>
<td>0</td>
</tr>
<tr>
<td>A3</td>
<td>0.25 Ref.</td>
</tr>
<tr>
<td>b</td>
<td>0.18</td>
</tr>
<tr>
<td>N &amp; N</td>
<td>8</td>
</tr>
<tr>
<td>D &amp; E</td>
<td>5.00 Basic</td>
</tr>
<tr>
<td>D2 &amp; E2</td>
<td>3.0</td>
</tr>
<tr>
<td>e</td>
<td>0.50 Basic</td>
</tr>
<tr>
<td>L</td>
<td>0.30</td>
</tr>
</tbody>
</table>

**Reference Document:** JEDEC Publication 95, MO-220

---

**NOTE:** The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 8A.
Package Outline and Package Dimensions

Package Outline - Y Suffix for 32-Lead LQFP

Table 8B. Package Dimensions 32 Lead LQFP

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Minimum</th>
<th>Nominal</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td>32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>0.05</td>
<td>0.10</td>
<td>0.15</td>
</tr>
<tr>
<td>A1</td>
<td>1.35</td>
<td>1.40</td>
<td>1.45</td>
</tr>
<tr>
<td>A2</td>
<td>0.30</td>
<td></td>
<td>0.45</td>
</tr>
<tr>
<td>c</td>
<td>0.09</td>
<td></td>
<td>0.20</td>
</tr>
<tr>
<td>D &amp; E</td>
<td>9.00 Basic</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D1 &amp; E1</td>
<td>7.00 Basic</td>
<td></td>
<td></td>
</tr>
<tr>
<td>e</td>
<td>0.80 Basic</td>
<td></td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>0.45</td>
<td>0.60</td>
<td>0.75</td>
</tr>
<tr>
<td>θ</td>
<td>0°</td>
<td>7°</td>
<td></td>
</tr>
<tr>
<td>ccc</td>
<td>0.10</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Reference Document: JEDEC Publication 95, MS-026
## Ordering Information

### Table 9. Ordering Information

<table>
<thead>
<tr>
<th>Part/Order Number</th>
<th>Marking</th>
<th>Package</th>
<th>Shipping Packaging</th>
<th>Temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>854110AKILF</td>
<td>ICS54110AIL</td>
<td>“Lead-Free” 32 Lead VFQFN</td>
<td>Tray</td>
<td>-40°C to 85°C</td>
</tr>
<tr>
<td>854110AKILFT</td>
<td>ICS54110AIL</td>
<td>“Lead-Free” 32 Lead VFQFN</td>
<td>2500 Tape &amp; Reel</td>
<td>-40°C to 85°C</td>
</tr>
<tr>
<td>854110AYILF</td>
<td>ICS854110AIL</td>
<td>“Lead-Free” 32 Lead LQFP</td>
<td>Tray</td>
<td>-40°C to 85°C</td>
</tr>
<tr>
<td>854110AYILFT</td>
<td>ICS854110AIL</td>
<td>“Lead-Free” 32 Lead LQFP</td>
<td>1000 Tape &amp; Reel</td>
<td>-40°C to 85°C</td>
</tr>
</tbody>
</table>

NOTE: Parts that are ordered with an “LF” suffix to the part number are the Pb-Free configuration and are RoHS compliant.
## Revision History Sheet

<table>
<thead>
<tr>
<th>Rev</th>
<th>Table</th>
<th>Page</th>
<th>Description of Change</th>
<th>Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>T4A</td>
<td>4</td>
<td>Power Supply DC Characteristics Table - added $I_{DD}$ spec of 30mA max.</td>
<td>1/27/11</td>
</tr>
</tbody>
</table>
**Notice**

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
   * **Standard**: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
   * **High Quality**: Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

   Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductors" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

---

**Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

**Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.IDT.com/go/support

---

**Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2019 Renesas Electronics Corporation. All rights reserved.