



# QSpan II™ Device Errata

8091862\_ER001\_04

October 30, 2009

6024 Silver Creek Valley Road San Jose, California 95138

Telephone: (408) 284-8200 • FAX: (408) 284-3572

Printed in U.S.A.

©2009 Integrated Device Technology, Inc.

---

---

#### GENERAL DISCLAIMER

Integrated Device Technology, Inc. ("IDT") reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance. IDT does not assume responsibility for use of any circuitry described herein other than the circuitry embodied in an IDT product. Disclosure of the information herein does not convey a license or any other right, by implication or otherwise, in any patent, trademark, or other intellectual property right of IDT. IDT products may contain errata which can affect product performance to a minor or immaterial degree. Current characterized errata will be made available upon request. Items identified herein as "reserved" or "undefined" are reserved for future definition. IDT does not assume responsibility for conflicts or incompatibilities arising from the future definition of such items. IDT products have not been designed, tested, or manufactured for use in, and thus are not warranted for, applications where the failure, malfunction, or any inaccuracy in the application carries a risk of death, serious bodily injury, or damage to tangible property. Code examples provided herein by IDT are for illustrative purposes only and should not be relied upon for developing applications. Any use of such code examples shall be at the user's sole risk.

Copyright © 2009 Integrated Device Technology, Inc.  
All Rights Reserved.

The IDT logo is registered to Integrated Device Technology, Inc. IDT is a trademark of Integrated Device Technology, Inc.

---

---

## About this Document

This document describes device errata for the QSpan II, part number CA91L862A.

---

### Revision History

#### 8091862\_ER001\_04, October 2009

This version of the document was rebranded as IDT. It does not include any technical changes.

#### 8091862\_ER001\_03, February 2006

This document was revised to include a new device errata, “3. EEPROM contents corrupted during load under reset conditions” on page 5.

#### 8091862\_ER001\_02, January 2004

#### 8091862\_ER001\_01, April 2001

## Device Errata

Errata
“1. Retry Counter (MAX_RTRY) during Configurations Writes” on page 4
“2. Incorrect Response During PCI Configuration Cycles with I2O_BAR” on page 4
“3. EEPROM contents corrupted during load under reset conditions” on page 5

---

## 1. **Retry Counter (MAX\_RTRY) during Configurations Writes**

### **Description**

When the QSpan II performs a configuration write on the PCI bus, if the MAX\_RTRY bits of the MISC\_CTL2 register (0x808) are set to 01, 10, or 11 (128 retries, 256 retries, and 384 retries, respectively), the QSpan II does not stop generating configuration write cycles at the programmed MAX\_RTRY count limit. The QSpan II will continually re-issue the configuration cycle until the cycle is completed.

### **Work Around**

Do not use MAX\_RTRY while performing a configuration write on the PCI bus.

## 2. **Incorrect Response During PCI Configuration Cycles with I2O\_BAR**

### **Description**

If an external agent is performing PCI configuration cycles to another PCI device, and the base address programmed in the I2O Base Address Register (I2O\_BAR) of the QSpan II matches the PCI configuration address (such as AD[31:16]), then the QSpan II incorrectly responds to that cycle.

The following conditions need to occur for the errata to be present:

- The QSpan II must be configured by either a EEPROM, or the PCI\_DIS pin is sampled high upon the device coming out of reset.
- The QSpan II must be enabled for the use of the I2O Messaging Unit; that is, the I2O\_EN bit must be set in the I2O Control and Status Register (offset 0x200).
- The BA field of the I2O Base Address Register (offset 0x10) is written where only 1 bit BA[31:16] is high.

For example, if the QSpan II IDSEL signal is connected to AD[31] of the PCI bus and the I2O\_BAR is programmed as 0x1000\_0000, then the QSpan II responds correctly to the configuration cycle when AD[31] is toggled high. However, the QSpan II will respond incorrectly to the configuration cycle when AD[28] is high, which corresponds to the address programmed in the I2O\_BAR register.

### **Workaround**

Ensure the value programmed in the I2O\_BAR register does not match a valid PCI configuration address AD[31:16]. This is done by making sure that more than one bit in the I2O\_BAR BA[31:16] field is programmed to a 1.

### **3. EEPROM contents corrupted during load under reset conditions**

#### **Description**

When the QSpan II is reading from EEPROM at power-up and a reset occurs, an inadvertent write to the EEPROM could take place and corrupt its contents.

#### **Workaround**

This issue is not applicable to designs that will never have a reset condition occur during the initial EEPROM load. For designs that could have a reset condition during the EEPROM load, this problem can be avoided by using a write-protected EEPROM.



**CORPORATE HEADQUARTERS**  
6024 Silver Creek Valley Road  
San Jose, CA 95138

**for SALES:**  
800-345-7015 or 408-284-8200  
fax: 408-284-2775  
[www.idt.com](http://www.idt.com)

**for Tech Support:**  
email: [EHBhelp@idt.com](mailto:EHBhelp@idt.com)  
phone: 408-360-1538  
document: 8091862\_ER001\_04