

IDT71V656xx and IDT71V658xx Device Errata

256K x 36 and 512K x 18 3.3V Synchronous ZBT™ SRAMs

Notes

Supplemental Information

This Device Errata reflects Z versions of silicon involving IDT71V656xx and IDT71V658xx, 9M ZBT family devices and supplements information found in the documentation for these devices. Silicon revisions can be identified as follows:

Z is revision 1.0

Revision History

July 28, 2000: First version of device errata for Revision 1.0 silicon

Descriptions and Workarounds

Item #1: - JTAG Functionality and Associated Pins

Issue: The JTAG circuitry does not function on the current version of silicon. The goal of JTAG in these memory devices is to provide the ability to perform boundary scan. The goal of boundary scan is to have the ability at board level to test and ensure that all pins of the device are properly connected.

All items referent to this function have been removed from the datasheet. These include:

The inoperative TMS, TDI, TDO and TCK functions on the following pins and respective packages:

- ◆ Pins 38, 39, 42, and 43 on 100 pin thin quad plastic flatpack (TQFP)
- ◆ Pins U2, U3, U4, and U5 on 119 ball grid array (BGA)
- ◆ Pins P5, R5, P7, and R7 on 165 fine pitch ball grid array (fBGA)

Workaround: These JTAG pins are currently not bonded to the die. Without harm to the function of these memory devices, the JTAG pins can be left unconnected, tied LOW (V_{SS}), or tied HIGH (V_{DD}).

Fix: - The JTAG circuitry will be functional on the next revision of silicon, scheduled for release in Quarter 02, 2002.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.