

# Quick Start

## DEMO DA1x01D Demonstration Board for DAC1401D125

Rev. 2.0 — 2 June 2012

Quick Start

### Document information

Info	Content
<b>Keywords</b>	DEMO DA1x01D, PCB2055-1, Demonstration board, DAC, Converter, DAC1401D125
<b>Abstract</b>	This document describes how to use the demonstration board DEMO DA1x01D for the digital-to-analog converter DAC1401D125.

### Overview




### Revision history

Rev	Date	Description
2.0	20120702	Rebranded.
0.1	20081007	Initial version.

# 1. Quick start

## 1.1 Setup overview

Figure Fig.1 presents the connections to measure DEMO DA1x01D.



## 1.2 Power supply

Table 1. General power supply

Name	Function	View
J1	VDDD connector – Digital power supply 3.3 V <sub>DC</sub> / 6 mA.	
J2	VDDA connector – Analog power supply 3.3 V <sub>DC</sub> / 56 mA	
TP1	VDDD test point – Digital power supply	
TP2	VDDA test point – Analog power supply	
TP4, TP5	DGND test point – Digital ground	
TP6, TP7	AGND test point – Analog ground	
TB5	PWD switch – Power down selection	

## 1.3 Output current and gain adjustments

Table 2. Output current and gain adjustments

Name	Function	View	
P1	AVIRES trimmer – Channel A full-scale current setting		
TB8	AVIRES test point – Channel A resistor test point (1.5 k $\Omega$ for 20 mA)		
P2	BVIRES trimmer – Channel B full-scale current setting		
TB6	BVIRES test point – Channel B resistor test point (1.5 k $\Omega$ for 20 mA)		
TB7	GAINCTRL switch – Gain control selection		
J3	REFIO connector – External input for reference adjustment		
TP3	REFIO test point – Reference I/O (typ. 1.25 V)		

## 1.4 Input/output datas


Table 3. Input/output datas

Name	Function	View	
TB1	Array connector – Channel A digital inputl (DA0 to DA13)		
J9	IOUTA connector – Channel A analog output signal (100 $\Omega$ differential resitor)		
TB2	Array connector – Channel B digital inputl (DB0 to DB13)		
J8	IOUTA connector – Channel B analog output signal (100 $\Omega$ differBntial resitor)		
TB9	MODE switch – Mode selection		
	Interleaved data input	Dual-port data input	

## 1.5 Clock signals

Table 4. Clock signals

Name	Function	View	
J4	WRTA connector – Write A input		
J5	CLKA connector – Clock A input		
J6	WRTB connector – Write B input		
J7	CLKB connector – Clock B input		
net	Dual-port mode: 1 common clock (WRTA) for WRTA, CLKA, WRTB and CLKB		
	Dual-port mode: 4 clock inputs for WRTA, CLKA, WRTB and CLKB		
	Dual-port mode: 1 common clock (CLKA) with 2 buffers for WRTA, CLKA, WRTB and CLKB		

Name	Function	View
	<p>Interleaved mode:</p> <ul style="list-style-type: none"><li>- WRTA input for IQWRT and IQCLK</li><li>- CLKB input for IQRESET</li><li>- IQSEL is generated by the 74LCX112M<ol style="list-style-type: none"><li>1. Put CLR to 1</li><li>2. Put PRE to 0</li><li>3. Put PRE to 1</li></ol></li></ul>	 A circuit diagram showing a 74LCX112M decoder and its connections to a memory array. The decoder is a 3-to-8 line decoder with three inputs (A, B, C) and eight outputs (Y0-Y7). Red boxes and arrows indicate the control signals: 1. CLR (Clear), 2. PRE (Pulse Enable), and 3. CLKB (Clock B). The decoder is connected to a memory array, and the outputs are used to select memory locations. The diagram shows the decoder's internal structure and its connections to the memory array.

## 2. Example

### 2.1 Setup example




Fig 2. DAC1401D125 hardware setup