1. Introduction

Historically, the preferred instrument for measuring the reference clock jitter of PCI Express® (PCIe®)¹ systems has been the digital storage oscilloscope (DSO). Unfortunately, as the data rates in successive PCIe generations increase and as reference clock maximum jitter specifications become lower, the DSO's intrinsic jitter is becoming a problem. The proposed jitter budget for the reference clock in a PCIe Gen5 system is 150fs max. This document will show that the intrinsic jitter of a scope takes almost this entire jitter budget. Secondly, this document will demonstrate that a phase noise analyzer (PNA) has a very low noise floor that is more than sufficient to measure reference jitter in PCIe Gen5 systems and beyond. And lastly, this document will compare PNA measurements and scope based measurements that seek to remove DSO intrinsic noise on the IDT9FGV1006.

In conclusion, this document will show that changes to the existing PCIe Gen3/4 filters are not required when using improved measurement techniques and low noise parts like the IDT9FGV1006.

Note: All PCIe rms jitter numbers are reported under the filter settings that result in the highest rms jitter. For more information, see Appendix C. Worst Case PCIe Filter Settings.

2. Digital Storage Oscilloscope (DSO) Intrinsic Jitter

Figure 1 shows the TIE rms jitter measured for a Wenzel source input. The rms jitter of a Wenzel source is specified at 36fs, all band (integrated over the entire range of possible modulation frequencies). The scope, due to its high noise floor, measures rms time interval error (TIE) as 1.3635ps. This 1.3635ps is due almost entirely to the intrinsic jitter or noise floor of the oscilloscope. The equation in Figure 2 can be used to convert this value to an equivalent phase noise floor.

Figure 1. RMS Jitter of a Wenzel Measured on a Keysight DSO S404A

![Table showing RMS jitter measurements](image)

Figure 2. RMS TIE to Phase Noise Floor Conversion

\[
Lt = 10 \log \left( \frac{(2 \cdot \pi \cdot \text{rmsjitter})^2}{2} \cdot \text{fout} \right) = -144.354 \quad \frac{\text{dBc}}{\text{Hz}}
\]  

(Equation 1)

rmsjitter = TIE rms jitter, fout = Output frequency, Lt = Phase noise

¹ "PCI Express" and "PCIe" are registered trademarks of PCI-SIG.
Applying this noise floor to the PCIe filters results in the filtered rms jitter numbers shown in Figure 3. From this figure, one can see that the noise floor of the DSO filtered with the PCIe Gen4 common clock filter results in 186fs of integrated jitter. This is obviously too high a noise floor for PCIe Gen5 systems that will have a total jitter budget of 250fs. As a result, an alternative measurement technique is required for PCIe Gen5.

**Figure 3. PCIe Filtered DSO Noise Floor**

<table>
<thead>
<tr>
<th>Sequence</th>
<th>Value (fs)</th>
<th>Limit (fs)</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCIe2-CC-SSCG-LBW</td>
<td>9.93</td>
<td>3000.00</td>
<td>[PASS]</td>
</tr>
<tr>
<td>PCIe2-CC-SSCG-HBW</td>
<td>479.39</td>
<td>3100.00</td>
<td>[PASS]</td>
</tr>
<tr>
<td>PCIe2-IR-SSCG</td>
<td>593.84</td>
<td>2000.00</td>
<td>[PASS]</td>
</tr>
<tr>
<td>PCIe2-IR-SSCG</td>
<td>593.84</td>
<td>1000.00</td>
<td>[PASS]</td>
</tr>
<tr>
<td>PCIe3-CC-SSCG</td>
<td>186.28</td>
<td>1000.00</td>
<td>[PASS]</td>
</tr>
<tr>
<td>PCIe4-CC-SSCG</td>
<td>186.28</td>
<td>500.00</td>
<td>[PASS]</td>
</tr>
<tr>
<td>PCIe3/4-IR-SSCG</td>
<td>152.50</td>
<td>700.00</td>
<td>[PASS]</td>
</tr>
</tbody>
</table>

### 3. Phase Noise Analyzer (PNA) Measurement Floor

In contrast to the preceding discussion on DSO phase noise, the PNA measurement noise floor is quite low. Figure 4 shows the measurement noise floor of a PNA. Figure 5 shows that if the existing PCIe filters for Gen3/4 are used the measurement limit for common clocked (CC) systems would be 17.58fs.

**Figure 4. PNA (R&S FSWP) Measurement Noise Floor (100MHz Input)**
PCIe Gen5 rms jitter measurements with a PNA are straightforward due to the instrument's low noise floor and the fact that the PNA's frequency domain output can be directly applied to the PCIe filters.

### 4. Measuring PCIe Gen5 RMS Jitter of the IDT9FGV1006

#### 4.1 PNA Method

To measure the PCIe rms jitter of the IDT9FGV1006 using a PNA, the setup in Figure 6 was used in the lab. Figure 7 shows the procedure to derive PCIe rms jitter from the PNA measurement.

#### Figure 6. PNA Measurement Setup

The IDT9FGV1006 measurements were taken with spread off and on. The measurements are summarized in Figure 6 and Figure 8. The reported results are for the filter settings that produced the highest rms jitter value. Figure 8 shows the PCIe rms jitter of a non-spread 100MHz output from the IDT9FGV1006. The results with spread on are displayed in Figure 9. As demonstrated in the measurement results, the IDT9FGV1006 in common clock mode has ample margin to the 150fs PCIe Gen5 specification.
Figure 7. Deriving Phase Noise from a PNA Measurement

Measure DUT with PNA

Apply PCIE Filters

PCIE rms Jitter

Figure 8. IDT9FGV1006 PCIe RMS Jitter with Spread Off, PNA Method

<table>
<thead>
<tr>
<th>Sequence</th>
<th>Value(fs)</th>
<th>Limit(fs)</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCIe2-CC-SSCG-LBW</td>
<td>22.30</td>
<td>3000.00</td>
<td>PASS</td>
</tr>
<tr>
<td>PCIe2-CC-SSCG-HBW</td>
<td>194.27</td>
<td>3100.00</td>
<td>PASS</td>
</tr>
<tr>
<td>PCIe2-IR-SSCG</td>
<td>251.64</td>
<td>2000.00</td>
<td>PASS</td>
</tr>
<tr>
<td>PCIe2-IR-SSCG</td>
<td>251.64</td>
<td>1000.00</td>
<td>PASS</td>
</tr>
<tr>
<td>PCIe3-CC-SSCG</td>
<td>86.52</td>
<td>1000.00</td>
<td>PASS</td>
</tr>
<tr>
<td>PCIe4-CC-SSCG</td>
<td>86.52</td>
<td>500.00</td>
<td>PASS</td>
</tr>
<tr>
<td>PCIe3/4-IR-SSCG</td>
<td>69.38</td>
<td>700.00</td>
<td>PASS</td>
</tr>
</tbody>
</table>
4.2 DSO Based Measurements of the IDT9FGV1006

As has been discussed, the intrinsic noise in our DSO is too high to make PCIe Gen5 measurements directly. A technique must be developed that removes the intrinsic DSO noise. If the intrinsic noise of the DSO can be found then the noise of the DUT can be calculated. (Note: SUT = Signal under test; DUT = Device under test).

To determine the measurement noise floor of the DSO, the Keysight S404A, we used a Wenzel frequency source. The measurement setup is shown in Figure 10. Figure 11 shows the process used to cancel the scope intrinsic jitter.

The Wenzel has a very low noise floor. Its integrated PCIe Gen4 CC rms jitter is 13fs based upon its datasheet reported phase noise. The output noise measured by the scope with a Wenzel input is almost entirely comprised of the scope intrinsic noise. The mathematical relation to calculate the actual phase noise of the DUT with scope intrinsic noise removed is shown below. The detailed derivation of this equation is presented in Appendix B with supporting arguments in Appendix A.

\[
T_{jm} = \sqrt{(T_{j_{SUT}})^2 - \left(\frac{SR_{NS}}{SR_{SUT}} T_{j_{NS}}\right)^2}.
\]  

(Equation 2)

\(T_{jm}\) = The rms jitter of the DUT with scope intrinsic jitter removed.
\(T_{j_{SUT}}\) = The total rms jitter measured by the DSO.
\(T_{jm}\) = \(\sqrt{(T_{j_{SUT}})^2 - (T_{j_{add}})^2} \)
\(T_{j_{add}}\) = The intrinsic jitter of the scope, \(T_{j_{add}} = \frac{SR_{NS}}{SR_{SUT}} T_{j_{NS}}\).
\(T_{j_{NS}}\) = The rms jitter measured by the DSO with a Wenzel input, "Noiseless source."
\(SR_{NS}\) = The slew rate of the Wenzel input.
\(SR_{SUT}\) = The slew rate of the SUT applied to the DSO.
Figure 11. Removing Scope Noise from DUT Measurements

\[ T_{jm} = \sqrt{\left( T_{j_{SUT}} \right)^2 - \left( \frac{S_{RMS}}{S_{R_{SUT}}} T_{j_{NS}} \right)^2} \]
Using equation 2, the intrinsic noise of the DSO can be removed from scope based measurements and thus a DSO can be used to do PCIe Gen5 measurements. Table 1 summarizes our DSO based measurements on the IDT9FGV1006.

Table 1. Summary of DSO and PNA Based Measurements on the IDT9FGV1006 (Common Clock)

<table>
<thead>
<tr>
<th>TJ_SUT (fSec)</th>
<th>SR_SUT (V/nSec)</th>
<th>TJ_NS (fSec)</th>
<th>SR_NS (V/nSec)</th>
<th>TJ_m (fSec)</th>
<th>Number of Periods</th>
<th>Spread</th>
<th>Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>253.05</td>
<td>0.979</td>
<td>81.72</td>
<td>2.68</td>
<td>118.27</td>
<td>200K</td>
<td>Off</td>
<td>DSO</td>
</tr>
<tr>
<td>279.31</td>
<td>0.979</td>
<td>81.69</td>
<td>2.68</td>
<td>167.35</td>
<td>1M</td>
<td>Off</td>
<td>DSO</td>
</tr>
<tr>
<td>279.21</td>
<td>0.979</td>
<td>81.72</td>
<td>2.68</td>
<td>167.07</td>
<td>2M</td>
<td>Off</td>
<td>DSO</td>
</tr>
<tr>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>86.52</td>
<td>NA</td>
<td>Off</td>
<td>PNA</td>
</tr>
<tr>
<td>264.17</td>
<td>0.979</td>
<td>76.67</td>
<td>2.68</td>
<td>160.42</td>
<td>2M</td>
<td>On</td>
<td>DSO</td>
</tr>
<tr>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>138.34</td>
<td>NA</td>
<td>On</td>
<td>PNA</td>
</tr>
</tbody>
</table>

To provide correlation for our method, we asked JitterLabs to use their DSO measurement method to do measurements on the same part in non-spread mode. Their results are shown in Figure 12. There is good correlation between the IDT and JitterLabs scope methodologies. In addition, the PNA methodologies are in agreement.

Figure 12. JitterLabs [Giust, 2017] DSO Measurement Results on the IDT9FGV1006 (Common Clock, Spread Off)
5. Conclusion

PCIe Gen4 filters can be used unchanged to meet Gen5 performance as long as care is taken to ensure a low noise floor in the measurement system and a low noise reference clock such as the IDT9FGV1006 is used. A phase noise measurement system such as the R&S FSWP has a low enough noise floor to measure PCIe Gen5 reference jitter. If a DSO is used, its intrinsic noise must be either low enough to be ignored or its intrinsic noise must be subtracted out from the measured result. In our experience, the PNA is the most straightforward way to achieve the desired PCIe filtered rms jitter result.
Appendix A. Mathematical Discussion of Phase Noise as Measured on the PNA and DSO

The notation of the following discussion is defined in Appendix A, of National Bureau of Standards technical note 632, and updated in the IEEE Std. 1139-1999. It is augmented with text book conventions; for example, the Fourier transform of h(t) is denoted as H(f).

A square wave with average frequency of \( v_0 \), and phase jitter of \( \phi(t) \) has overall phase of

\[
\Theta(t) = 2\pi v_0 t + \phi(t)
\]

in radians. Its average period is

\[
\tau = \frac{1}{v_0}.
\]

Phase jitter is normally measured in units of time. It is defined as

\[
x(t) = \frac{\phi(t)}{2\pi v_0}.
\]

Therefore,

\[
\Theta(t) = 2\pi v_0 t + \phi(t) = 2\pi v_0 (t + x(t)).
\]

Its phase can be approximately expressed as

\[
\Theta(n\tau) = 2\pi v_0 n\tau + \phi(n\tau) = 2\pi v_0 (n\tau + x(n\tau)).
\]

That is, the phase of the square wave is measured at the zero cross over of each period. The rest of the discussion will use \( t \) for notation, where

\[
t = n\tau.
\]

\( \phi(t) \) and its Fourier transform, \( \Phi(f) \) form a transform pair. Where \( f \) denotes Fourier frequency. \( \Phi(f) \) cannot be readily measured. A signal’s power spectral density (PSD) is measurable. PSD of a band limited signal is defined as

\[
S_{\Phi}(f) = \Phi(f) \Phi^*(f)/BW
\]

where \( \Phi^*(f) \) is the complex conjugate of \( \Phi(f) \) and BW is the measurement bandwidth. In the Fourier spectrum of the signal under test, \( S_{\Phi}(f) \) is the two-sided noise spectrum about the carrier.

Phase Noise Analyzers demodulate and measure the single-sided phase noise spectrum, \( L(f) \), of the signals under test. Where

\[
L(f) \equiv S_{\Phi}(f)/2
\]

And they display

\[
PN = 10\log_{10}(L(f))
\]

in dBc/Hz. For a phase noise spectrum multiplied by a transfer function \( H(f) \), such as PCIe phase noise, PN can be calculated from the display with

\[
PN = 10\log_{10}(L(f)) + 20\log(|H(f)|)
\]

RMS jitter can be calculated from the equation

\[
Tj = \frac{1}{2\pi v_0} \sqrt{2 \int_{f_1}^{f_2} 10^{PN/10} df}
\]
Alternatively, DSOs can be used to either measure phase jitter, $\Theta(n)$, of the signal under test (SUT) by recording the time of zero cross over,

$$\Theta(n) = \frac{(t_{0x}(n) - t_{0x}(n - 1))}{2\pi v_0} \text{[rad]}$$

$t_{0x}(n)$ = time of nth zero crossing

or $p(n)$ of the SUT, the period jitter of the signal under test. Period jitter, which is basically phase jitter in seconds, $p(n)$ can be calculated with

$$p(n) = (t_{0x}(n) - t_{0x}(n - 1)) \cdot \tau, \text{ } n \geq 0 \cap n \neq 1$$

$x(i) = \sum_{n=n_0}^{j} p(n)$ is the accumulated phase jitter

The Fourier transform of the accumulated phase jitter can be calculated by

$$X(f) = \text{DFT}(x(i)). \text{ (1)}$$

The maximum measurable modulation frequency of a SUT with frequency $v_0$ is its Nyquist rate,

$$f_N = \frac{v_0}{2}$$

This represents bimodal jitter in the time domain. For an FFT result with N bins, the bandwidth of each bin is

$$\Delta f = f_N / N$$

This is the measurement bandwidth of the phase noise spectrum. At this point, the phase noise spectrum of SUT can be calculated by the equation

$$PN = 10\log_{10}(L(f)) = 10\log_{10}(S_{\phi}(f)/2) = 20\log_{10}(2\pi v_0 \sqrt{\frac{X(f)X^*(f)}{\Delta f}})$$
Appendix B. Removing DSO Intrinsic Noise

DSOs have intrinsic voltage and other noises introduced by their component parts and architecture. DSO intrinsic noise is added to the phase or phase jitter measurements as additional phase noise. Calibration must be made to measure the noise, and subtract the noise from the overall measurement for a valid result. Even though voltage noise can be measured and recorded with a null input, other errors such as time base noise and quantization noise are hard to measure. The overall noise, as seen by the test setup, needs to be measured as phase or phase jitter, with a noiseless source (NS) at the input to the overall test setup. For PCIe measurement, a Wenzel signal source is quiet enough to be considered noiseless. There are other examples in the marketplace as well.

To calibrate with a noiseless source, obtain $X_{NS}(f)$ (Fourier transform of the phase jitter of a noiseless source) as in (1) and measure the signal slew rate seen by the test setup of both the noiseless source, $SR_{NS}$, and the signal under test, $SR_{SUT}$. The phase noise power spectrum measured by the noiseless source is

$$|X_{NS}(f)| = \sqrt{X_{NS}(f)X_{NS}^*(f)}$$

The additive phase noise from the measurement setup is (see section 3.2 for variable definitions),

$$|X_e(f)| = \frac{SR_{NS}}{SR_{SUT}} \sqrt{X_{NS}(f)X_{NS}^*(f)} = \frac{SR_{NS}}{SR_{SUT}} |X_{NS}(f)|$$

The above corrects for the DSO intrinsic noise sensitivity to input slew rate. Phase noise filtered with a transfer function $H(f)$, is given by $PN(f)$ where,

$$PN(f) = 10 \log_{10} \left( \frac{2 \pi v_0}{\Delta f} \right) \left( 2 \pi v_0 \frac{|X(f)||H(f)|}{\sqrt{\Delta f}} \right)^2$$

Phase noise of the SUT and the noiseless source (NS) can both be filtered as above.

$$PN_{SUT}(f) = 10 \log_{10} \left( \frac{2 \pi v_0}{\Delta f} \right) \left( 2 \pi v_0 \frac{|X_{SUT}(f)||H(f)|}{\sqrt{\Delta f}} \right)^2$$

$$PN_{add}(f) = 10 \log_{10} \left( \frac{2 \pi v_0}{\Delta f} \right) \left( 2 \pi v_0 \frac{SR_{NS}}{SR_{SUT}} \frac{|X_{NS}(f)||H(f)|}{\sqrt{\Delta f}} \right)^2$$

RMS jitter of the above can be calculated as,

$$T_{j_{SUT}} = \frac{1}{2 \pi v_0} \sqrt{2 \int_{f_1}^{f_2} 10^{PN_{SUT}(f)/10} df}$$

$$= \frac{1}{2 \pi v_0} \sqrt{2 \int_{f_1}^{f_2} \left( \frac{X_{SUT}(f)||H(f)|}{\sqrt{\Delta f}} \right)^2 df}$$

$$T_{j_{add}} = \frac{1}{2 \pi v_0} \sqrt{2 \int_{f_1}^{f_2} 10^{PN_{add}(f)/10} df}$$

$$= \frac{1}{2 \pi v_0} \sqrt{2 \int_{f_1}^{f_2} \left( \frac{SR_{NS}}{SR_{SUT}} \frac{|X_{NS}(f)||H(f)|}{\sqrt{\Delta f}} \right)^2 df}$$

$$= \frac{SR_{NS}}{SR_{SUT}} \frac{1}{2 \pi v_0} \sqrt{2 \int_{f_1}^{f_2} \left( \frac{X_{NS}(f)||H(f)|}{\sqrt{\Delta f}} \right)^2 df} = \frac{SR_{NS}}{SR_{SUT}} T_{j_{NS}}$$
The calibrated phase noise measurement, PNₘ, is then

\[
PNₘ(f) = 10 \log_{10} \left[ \left( 2\pi v₀ \frac{|X_{SUT}(f)||H(f)|}{\sqrt{\Delta f}} \right)^2 - \left( 2\pi v₀ \frac{SR_{NS}}{SR_{SUT}} \frac{|X_{SUT}(f)||H(f)|}{\sqrt{\Delta f}} \right)^2 \right].
\]

RMS jitter from the measurement is then

\[
T_{jm} = \frac{1}{2\pi v₀} \sqrt{\frac{2}{f₂ - f₁} \int_{f₁}^{f₂} \left( \frac{1}{2\pi v₀} \frac{|X_{SUT}(f)||H(f)|}{\sqrt{\Delta f}} \right)^2 \, df - \left( \frac{1}{2\pi v₀} \frac{SR_{NS}}{SR_{SUT}} \frac{|X_{SUT}(f)||H(f)|}{\sqrt{\Delta f}} \right)^2 \, df}.
\]

\[
= \sqrt{(T_{j,SUT})^2 - (T_{j,add})^2} = \sqrt{(T_{j,SUT})^2 - \left( \frac{SR_{NS}}{SR_{SUT}} T_{j,NS} \right)^2}.
\]
Appendix C. Worst Case PCIe Filter Settings

The worst case filter settings for spread on and spread off settings of the IDT9FGV1006 are shown below.

Table 2. Worst Case PCIe Filter Settings

<table>
<thead>
<tr>
<th>Spread</th>
<th>H1 Peaking</th>
<th>H1 BW</th>
<th>H2 Peaking</th>
<th>H2 BW</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF</td>
<td>0dB</td>
<td>5M</td>
<td>0dB</td>
<td>5M</td>
</tr>
<tr>
<td>ON</td>
<td>2dB</td>
<td>2MHz</td>
<td>1dB</td>
<td>5MHz</td>
</tr>
</tbody>
</table>

Figure 13. Calculating Worst Case PCIe Filter Settings

Note: The above diagram is from PCI Express Base Specification, Revision 4.0, Version 1.0.
References

3. Papoulis; *Signal Analysis*; McGraw Hill; 1977
4. Clementi; *Reference Clock Measurement Limits for PCIe Gen2*; IDT; 2006
5. IEEE; *IEEE Standard Definitions of Physical Quantities for Fundamental Frequency and Time Metrology—Random Instabilities*; IEEE; 1999
8. PCIe SIG Measurement Specification
9. Ron Wade, John Hsu, Jagdeep Bal; *CCIX™ Measurement Methods and Limits*; Sept. 14, 2017
10. Ron Wade, John Hsu, Jagdeep Bal; *PCle Reference Clock Measurement Methods for PCIe and Their Limits*; PCIe SIG presentation, September, 2017
11. Ron Wade, John Hsu, Jagdeep Bal, Joe Tajnai; *Appendix - PCIe Reference Clock Measurement Methods for PCIe & Their Limits*; September, 2017

Revision History

<table>
<thead>
<tr>
<th>Revision Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>October 17, 2019</td>
<td>Updated the proposed jitter budget for the reference clock in a PCIe Gen5 system from 250fs to 150fs.</td>
</tr>
<tr>
<td>January 9, 2018</td>
<td>Updated to include additional trademark information.</td>
</tr>
<tr>
<td>December 20, 2017</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0  Mar 2020)

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2020 Renesas Electronics Corporation. All rights reserved.